Datasheet
ELECTRICAL CHARACTERISTICS
SN65HVS880
www.ti.com
............................................................................................................................................... SLAS592C – MARCH 2008 – REVISED NOVEMBER 2008
all voltages measured against FGND unless otherwise stated, see Figure 12
SYMBOL PARAMETER TERMINAL TEST CONDITIONS MIN TYP MAX UNIT
V
TH – (IP)
Low-level device input threshold voltage 4 4.3 V
18 V < V24 < 30 V,
V
TH+(IP)
High-level device input threshold voltage
IP0 – IP7
5.2 5.5 V
R
IN
= 0 Ω
V
HYS(IP)
Device input hysteresis 0.9 V
V
TH – (IN)
Low-level field input threshold voltage 6 8.4 V
18 V < V24 < 30 V,
measured at
V
TH+(IN)
High-level field input threshold voltage R
IN
= 1.2 k Ω ± 5%, 9.4 10 V
field side of R
IN
R
LIM
= 25 k Ω
V
HYS(IN)
Field input hysteresis 1 V
V
TH – (V24)
Low-level V24-monitor threshold voltage 15 16.05 V
V
TH+(V24)
High-level V24-monitor threshold voltage V24 16.8 18 V
V
HYS(V24)
V24-monitor hysteresis 0.75 V
3 V < V
IPx
< 6 V,
R
IP
Input resistance R
IN
= 1.2 k Ω ± 5%, 1.4 1.83 2.3 k Ω
R
LIM
= 25 k Ω
IP0 – IP7
10 V < V
IPx
< 30 V,
I
IP-LIM
Input current limit 3.15 3.6 4 mA
R
LIM
= 25 k Ω
V
OL
Logic low-level output voltage I
OL
= 20 µ A 0.4 V
SOP, CHOK
V
OH
Logic high-level output voltage I
OH
= – 20 µ A 4 V
DB0, DB1, SIP,
I
IL
Logic input leakage current – 50 50 µ A
LD, CE, CLK
R
LIM
= 25 k Ω ,
I
RE-on
RE on-state current RE0 – RE7 2.8 3.15 3.5 mA
RE
X
= FGND
IP0 to IP7 = V24,
5VOP = open,
I
CC(V24)
Supply current V24 8.7 mA
RE
X
= FGND,
All logic inputs open
18 V < V24 < 30 V,
4.5 5 5.5
no load
V
O(5V)
Linear regulator output voltage V
5VOP 18 V < V24 < 30 V,
4.5 5 5.5
I
L
= 50 mA
I
LIM(5V)
Linear regulator output current limit 115 mA
18 V < V24 < 30 V,
Δ V
5
/ Δ V
24
Line regulation 5VOP, V24 2 mV/V
I
L
= 5 mA
DB0 = open,
0
DB1 = FGND
t
DB
Debounce times of input channels IP0 – IP7 DB0 = FGND, ms
1
DB1 = open
DB0 = DB1 = open 3
Voltage monitor debounce time after V24 < 15
t
DB-HL
1 ms
V (CHOK turns low)
V24, CHOK
Voltage monitor debounce time after V24 > 18
t
DB-LH
6 ms
V (CHOK turns high)
T
OVER
Over-temperature indication 150 ° C
T
SHDN
Shutdown temperature 170 ° C
Copyright © 2008, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s): SN65HVS880