Datasheet

ELECTROSTATIC DISCHARGE PROTECTION
RECOMMENDED OPERATING CONDITIONS
SN65HVDA540
SN65HVDA541
SLLS981 – MAY 2009 ........................................................................................................................................................................................................ www.ti.com
PARAMETER TEST CONDITIONS VALUE
2.1 Bus terminals (CANH, CANL) and GND
(2)
± 12 kV
Human-Body Model
(1)
2.2 All pins ± 4 kV
Electrostatic discharge
2.3 Charged-Device Model
(3)
All pins ± 1 kV
2.4 Machine Model
(4)
± 200 V
(1) Tested in accordance JEDEC Standard 22, Test Method A114-E
(2) Test method based upon JEDEC Standard 22 Test Method A114-E, CANH and CANL bus pins stressed with respect to each other and
GND.
(3) Tested in accordance JEDEC Standard 22, Test Method C101
(4) Tested in accordance JEDEC Standard 22, Test Method A115-A
MIN MAX UNIT
3.1 V
CC
Supply voltage 4.75 5.25 V
3.2 V
IO
I/O supply voltage 3 5.25 V
3.3 V
I
or V
IC
Voltage at any bus terminal (separately or common mode) – 12 12 V
3.4 V
IH
High-level input voltage TXD, STB 0.7 × V
IO
V
IO
V
3.5 V
IL
Low-level input voltage TXD, STB 0 0.3 × V
IO
V
3.6 V
ID
Differential input voltage, bus Between CANH and CANL – 6 6 V
3.7 I
OH
High-level output current RXD – 2 mA
3.8 I
OL
Low-level output current RXD 2 mA
3.9 T
A
Operating ambient free-air temperature See Thermal Characteristics table -40 125 ° C
4 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): SN65HVDA540 SN65HVDA541