Datasheet

SN65HVDA1040A-Q1
SLLS995C –FEBRUARY 2010– REVISED FEBRUARY 2011 www.ti.com
ELECTRICAL CHARACTERISTICS
over recommended operating conditions including operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP
(1)
MAX UNIT
Supply
4.1 Standby mode STB at V
CC
, V
I
= V
CC
6 12 µA
4.2 I
CC
5-V supply current Dominant V
I
= 0 V, 60-Ω load, STB at 0 V 50 70
mA
4.3 Recessive V
I
= V
CC
, No load, STB at 0 V 6 10
4.4 UV
VCC
Undervoltage reset threshold 2.8 4.0 V
Device Switching Characteristics
Total loop delay, driver input to receiver output,
5.1 t
d(LOOP1)
STB at 0 V, See Figure 12 90 230 ns
recessive to dominant
Total loop delay, driver input to receiver output,
5.2 t
d(LOOP2)
STB at 0 V, See Figure 12 90 230 ns
dominant to recessive
Driver
6.1 CANH 2.9 3.4 4.5
Bus output voltage V
I
= 0 V, STB at 0 V, R
L
= 60 Ω,
V
O(D)
V
(dominant) See Figure 5 and Figure 1
6.2 CANL 0.8 1.75
V
I
= 3 V, STB at 0 V, R
L
= 60 Ω,
6.3 V
O(R)
Bus output voltage (recessive) 2 2.5 3 V
See Figure 5 and Figure 1
STB at Vcc, R
L
= 60 Ω,
6.4 V
O
Bus output voltage (standby mode) –0.1 0.1 V
See Figure 5 and Figure 1
V
I
= 0 V, R
L
= 60 Ω, STB at 0 V,
6.5 1.5 3 V
See Figure 5, Figure 1, and Figure 6
V
OD(D)
Differential output voltage (dominant)
V
I
= 0 V, R
L
= 45 Ω, STB at 0 V,
6.6 1.4 3
See Figure 5, Figure 1, and Figure 6
V
I
= 3 V, STB at 0 V, R
L
= 60 Ω,
6.7 –0.012 0.012 V
See Figure 5 and Figure 1
V
OD(R)
Differential output voltage (recessive)
6.8 V
I
= 3 V, STB at 0 V, No load –0.5 0.05
Output symmetry (dominant or recessive)
6.9 V
SYM
STB at 0 V, R
L
= 60 Ω, See Figure 16 0.9 V
CC
V
CC
1.1 V
CC
V
(V
O(CANH)
+ V
O(CANL)
)
6.10 V
OC(ss)
Steady-state common-mode output voltage STB at 0 V, R
L
= 60 Ω, See Figure 11 2 2.5 3 V
Change in steady-state common-mode output
6.11 ΔV
OC(ss)
STB at 0 V, R
L
= 60 Ω, See Figure 11 30 mV
voltage
6.12 V
IH
High-level input voltage, TXD input 2 V
6.13 V
IL
Low-level input voltage, TXD input 0.8 V
6.14 I
IH
High-level input current, TXD input V
I
at V
CC
–2 2 µA
6.15 I
IL
Low-level input current, TXD input V
I
at 0 V –50 –10 µA
6.16 I
O(off)
Power-off TXD output current V
CC
at 0 V, TXD at 5 V 1 µA
V
CANH
= –12 V, CANL open, TXD = low,
6.17 –120 –85
See Figure 14
V
CANH
= 12 V, CANL open, TXD = low,
6.18 0.4 1
See Figure 14
V
CANL
= –12 V, CANH open, TXD = low,
6.19 –1 –0.6
See Figure 14
Short-circuit steady-state output current,
I
OS(ss)
mA
Dominant
V
CANL
= 12 V, CANH open, TXD = low,
6.20 75 120
See Figure 14
V
CANH
= 0 V, CANL open, TXD = low,
6.21 -100 -75
See Figure 14
V
CANL
= 32 V, CANH open, , TXD = low,
6.22 75 125
See Figure 14
-20 V ≤ V
CANH
≤ 32 V, CANL open,
6.23 -10 10
TXD = high, See Figure 14
Short-circuit steady-state output current,
I
OS(ss)
mA
Recessive
-20 V ≤ V
CANL
≤ 32 V, CANH open,
6.24 -10 10
TXD = high, See Figure 14
6.25 C
O
Output capacitance See receiver input capacitance
(1) All typical values are at 25°C with a 5-V supply.
8 Submit Documentation Feedback © 2010–2011, Texas Instruments Incorporated
Product Folder Link(s): SN65HVDA1040A-Q1