Datasheet
Table Of Contents
Generator
R
L
C
L
V
OD
D
50%
50%
10%
90% 90%
V
OD
t AP
p
t PA
p
t
fall
t
rise
3 V
0 V
D
A
B
VCC
DE
R
L
C
L
Signal
Generator
V
OD
A
B
D
DE
GND
DE
V
OD
50%
50%
t AZ
p
t ZA
p
0 V
3 V
SN65HVD96
www.ti.com
SLLSE35B – JUNE 2010– REVISED NOVEMBER 2011
Number of Nodes
The SN65HV96 specifications for bus-pin impedance are similar to a standard one unit-load (1 UL) RS-485
device. This allows designers to attach up to 32 nodes plus two parallel termination resistors on a single bus
segment. In applications where the standard trunk-and-stub arrangement of RS-485 is not practical, or if
mis-termination may occur during installation, it may be desirable to not use parallel termination on the bus lines.
In these applications, the number of nodes allowed can be up to about 200, while still maintaining high driver
output amplitude. The bus pin impedance is approximated as 12 kΩ, therefore 200 devices in parallel present
differential loading similar to the 60 Ω termination resistance.
PARAMETER MEASUREMENT INFORMATION
Input generator rate is 100kbps, 50% duty-cycle, transition times less than 6 ns for all figures.
Figure 2. Measurement of Driver Differential Output Voltage With Common-Mode Load
Figure 3. Measurements of Driver Differential Output Rise and Fall Times and Propagation delays
Figure 4. Measurements of Driver Enable and Disable Times With Active Output
Copyright © 2010–2011, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Link(s) :SN65HVD96