Datasheet

SN65HVD72
SN65HVD75
SN65HVD78
www.ti.com SLLSE11C –MARCH 2012–REVISED SEPTEMBER 2013
SWITCHING CHARACTERISTICS
250 kbps device (HVD72) bit time ≥ 4 µs (over recommended operating conditions)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
DRIVER
Driver differential output rise/fall 0.3 0.7 1.2 µs
t
r
, t
f
time
R
L
= 54 Ω, C
L
= 50 pF See Figure 3
t
PHL
, t
PLH
Driver propagation delay 0.7 1 µs
t
SK(P)
Driver pulse skew, |t
PHL
– t
PLH
| 0.2 µs
t
PHZ
, t
PLZ
Driver disable time 0.1 0.4 µs
See Figure 4 and
Receiver enabled 0.5 1 µs
Figure 5
t
PZH
, t
PZL
Driver enable time
Receiver disabled 3 9 µs
RECEIVER
t
r
, t
f
Receiver output rise/fall time 12 30 ns
t
PHL
, t
PLH
Receiver propagation delay time C
L
= 15 pF See Figure 6 75 100 ns
t
SK(P)
Receiver pulse skew, |t
PHL
– t
PLH
| 3 15 ns
t
PLZ
, t
PHZ
Receiver disable time 40 100 ns
Driver enabled See Figure 7 20 50 ns
t
PZL(1)
, t
PZH(1)
Receiver enable time
t
PZL(2)
, t
PZH(2)
Driver disabled See Figure 8 3 8 µs
SWITCHING CHARACTERISTICS
20 Mbps device (HVD75) bit time ≥ 50 ns (over recommended operating conditions)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
DRIVER
Driver differential output rise/fall 2 7 14 ns
t
r
, t
f
time
R
L
= 54 Ω, C
L
= 50 pF See Figure 3
t
PHL
, t
PLH
Driver propagation delay 7 11 17 ns
t
SK(P)
Driver pulse skew, |t
PHL
– t
PLH
| 0 2 ns
t
PHZ
, t
PLZ
Driver disable time 12 50 ns
See Figure 4 and
Receiver enabled 10 20 ns
Figure 5
t
PZH
, t
PZL
Driver enable time
Receiver disabled 3 7 µs
RECEIVER
t
r
, t
f
Receiver output rise/fall time 5 10 ns
t
PHL
, t
PLH
Receiver propagation delay time CL = 15 pF See Figure 6 60 70 ns
t
SK(P)
Receiver pulse skew, |t
PHL
– t
PLH
| 0 6 ns
t
PLZ
, t
PHZ
Receiver disable time 15 30 ns
Driver enabled See Figure 7 10 50 ns
t
pZL(1)
, t
PZH(1)
Receiver enable time
t
PZL(2)
, t
PZH(2)
Driver disabled See Figure 8 3 8 µs
Copyright © 2012–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: SN65HVD72 SN65HVD75 SN65HVD78