Datasheet

B
A
R
V
O
V
I
V
O
t
PLH
t
PHL
50 W
V
I
Input
Generator
C =15pF
±20%
L
C
L
IncludesFixture
andInstrumentation
Capacitance
Generator : PRR = 500 kHz , 50 %
DutyCycle , t < 6 ns , t < 6ns ,
Z = 50
W
3 V
1 . 5 V1 . 5 V
V
OH
V
OL
t
r
t
f
90 % 90 %
10%
1.5 V
1.5 V
10%
1.5V
0 V
RE
0V
B
A
R
V
O
50 W
V
I
Input
Generator
C
L
=15 pF
±20%
C
L
IncludesFixtureand
InstrumentationCapacitance
S1
1k ±1%W
A
B
V
CC
V
I
t
PZH(1&2)
3V
1.5V
1.5V
PHZ
0V
V
O
1.5V
~0V
V
OH
0.5V
1.5V
0V
Generator:P =500kHz,50%,DutyCycle,t <6ns,t <6ns,Z =50
RR r f 0
W
B
A
R
V
O
50 W
V
I
Input
Generator
C
L
=15 pF
±20%
C
L
IncludesFixture
andInstrumentation
Capacitance
Generator:P =500kHz,50%,DutyCycle,t <6ns,t <6ns,Z =50
RR r f 0
W
RE
S1
1k ±1%W
A
B
V
CC
V
I
V
O
3V
1.5V
1.5V
V
CC
V
OL
0.5V
0V
1.5V
t
PZL(1&2)
t
PLZ
0V
1.5V
SN65HVD50-SN65HVD55
www.ti.com SLLS666E –SEPTEMBER 2005–REVISED OCTOBER 2009
PARAMETER MEASUREMENT INFORMATION (continued)
Figure 9. Receiver Switching Test Circuit and Voltage Waveforms
Figure 10. Receiver High-Level Enable and Disable Time Test Circuit and Voltage Waveforms
Figure 11. Receiver Low-Level Enable and Disable Time Test Circuit and Voltage Waveforms
Copyright © 2005–2009, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Link(s) :SN65HVD50-SN65HVD55