Datasheet

Input
Generator
50 Ω
V
O
S1
3 V
3 V
3 V
50 % 50 %
t
PZL
t
PLZ
50 %
10 %
0 V
V
OL
V
I
V
O
R
L
= 110 Ω
± 1%
C
L
= 50 pF ±20%
D
Y
Z
DE
V
I
C
L
Includes Fixture and Instrumentation Capacitance
NOTE: D at 0 V to test non-inverting output, D at 3 V to test inverting output.
3 V
Input
Generator
50 Ω
V
O
1.5 V
0 V
50% 50%
3 V
V
OH
V
OL
50%
10%
50%
t
PLH
t
PHL
t
r
t
f
90%
V
I
V
O
C
L
= 15 pF
±20%
C Includes Fixture and Instrumentation Capacitance
L
A
B
RE
V
I
R
0 V
90%
10%
B
A
R
V
O
50 W
V
I
Input
Generator
C
L
= 15 pF
±20%
C
L
Includes Fixture and
Instrumentation Capacitance
RE
S1
1 k W ±1%
V
CC
V
I
t
PZH(1)
3 V
50%
50%
t
PHZ
0V
V
O
50%
~0 V
V
OH
50%
0 V or 1.5 V
1.5 V or 0 V
D at 3 V
S1 to GND
V
O
V
CC
V
OL
1.5 V
PLZ
t
PZL(1)
t
D at 0 V
S1 to V
CC
SN65HVD37
www.ti.com SLLSE92 A –OCTOBER 2011–REVISED NOVEMBER 2011
PARAMETER MEASUREMENT INFORMATION (continued)
Figure 6. Measurement of Driver Enable and Disable Times with Active Low Output and Pull-up Load
Figure 7. Measurement of Receiver Output Rise and Fall Times and Propagation Delays
Figure 8. Measurement of Receiver Enable/Disable Times
Copyright © 2011, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Link(s): SN65HVD37