Datasheet

Input
Generator
50 Ω
V
O
1.5V
0V
1.5V 1.5V
3V
V
OH
V
OL
1.5V
10%
1.5V
t
PLH
t
PHL
t
r
t
f
90%
V
I
V
O
C
L
=15pF
±20%
A
B
RE
V
I
R
0V
90%
10%
B
A
R
V
O
50 W
V
I
Input
Generator
C
L
=15 pF
±20%
RE
S1
1k W ±1%
A
B
V
CC
V
I
t
PZH(1&2)
3V
1.5V
1.5V
t
PHZ
0V
V
O
1.5V
~0V
V
OH
0.5V
1.5V
0V
B
A
R
V
O
50 W
V
I
Input
Generator
C
L
=15 pF
±20%
RE
S1
1k W ±1%
A
B
V
CC
V
I
V
O
3V
1.5V
1.5V
V
CC
V
OL
0.5V
0V
1.5V
t
PZL(1&2)
t
PLZ
0V
1.5V
SN65HVD30-EP, SN65HVD31-EP, SN65HVD32-EP
SN65HVD33-EP, SN65HVD34-EP, SN65HVD35-EP
www.ti.com SGLS367D –SEPTEMBER 2006–REVISED MARCH 2012
PARAMETER MEASUREMENT INFORMATION (continued)
A. C
L
Includes Fixture and Instrumentation Capacitance
B. Generator: PRR = 500 kHz, 50% Duty Cycle, t
r
< 6 ns, t
f
< 6 ns, Z
O
= 50 Ω
Figure 9. Receiver Switching Test Circuit and Voltage Waveforms
A. Generator: PRR = 500 kHz, 50% Duty Cycle, t
r
< 6 ns, t
f
< 6 ns, Z
O
= 50 Ω
Figure 10. Receiver High-Level Enable and Disable Time Test Circuit and Voltage Waveforms
A. Generator: PRR = 500 kHz, 50% Duty Cycle, t
r
< 6 ns, t
f
< 6 ns, Z
O
= 50 Ω
Figure 11. Receiver Enable Time From Standby (Driver Disabled)
Copyright © 2006–2012, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Link(s): SN65HVD30-EP SN65HVD31-EP SN65HVD32-EP SN65HVD33-EP SN65HVD34-EP
SN65HVD35-EP