Datasheet
SN65HVD230
SN65HVD231
SN65HVD232
SLOS346K –MARCH 2001– REVISED FEBRUARY 2011
www.ti.com
RECEIVER ELECTRICAL CHARACTERISTICS
over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP
(1)
MAX UNIT
V
IT+
Positive-going input threshold voltage 750 900 mV
See Table 7
V
IT-
Negative-going input threshold voltage 500 650
mV
V
hys
Hysteresis voltage (V
IT+
- V
IT-
) 100
V
OH
High-level output voltage -6 V ≤ V
ID
≤ 500 mV, I
O
= -8 mA, See Figure 5 2.4
V
V
OL
Low-level output voltage 900 mV ≤ V
ID
≤ 6 V, I
O
= 8 mA, See Figure 5 0.4
V
IH
= 7 V 100 250
μA
V
IH
= 7 V, V
CC
= 0 V 100 350
Other input at 0 V,
I
I
Bus input current
D = 3 V
V
IH
= -2 V -200 -30
μA
V
IH
= -2 V, V
CC
= 0 V -100 -20
Pin-to-ground,
C
i
CANH, CANL input capacitance V
(D)
= 3 V, 32 pF
V
I
= 0.4 sin(4E6πt) + 0.5 V
Pin-to-pin,
C
diff
Differential input capacitance V
(D)
= 3 V, 16 pF
V
I
= 0.4 sin(4E6πt) + 0.5 V
R
diff
Differential input resistance Pin-to-pin, V
(D)
= 3 V 40 70 100 kΩ
R
I
CANH, CANL input resistance 20 35 50 kΩ
I
CC
Supply current See driver
(1) All typical values are at 25°C and with a 3.3-V supply.
RECEIVER SWITCHING CHARACTERISTICS
over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
t
PLH
Propagation delay time, low-to-high-level output 35 50 ns
t
PHL
Propagation delay time, high-to-low-level output See Figure 6 35 50 ns
t
sk(p)
Pulse skew (|t
PHL
- t
PLH
|) 10 ns
t
r
Output signal rise time 1.5 ns
See Figure 6
t
f
Output signal fall time 1.5 ns
DEVICE SWITCHING CHARACTERISTICS
over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
V
(Rs)
= 0 V, See Figure 9 70 115
Total loop delay, driver input to receiver
t
(LOOP1)
R
S
with 10 kΩ to ground, See Figure 9 105 175 ns
output, recessive to dominant
R
S
with 100 kΩ to ground, See Figure 9 535 920
V
(Rs)
= 0 V, See Figure 9 100 135
Total loop delay, driver input to receiver
t
(LOOP2)
R
S
with 10 kΩ to ground, See Figure 9 155 185 ns
output, dominant to recessive
R
S
with 100 kΩ to ground, See Figure 9 830 990
8 Submit Documentation Feedback © 2001–2011, Texas Instruments Incorporated
Product Folder Link(s): SN65HVD230 SN65HVD231 SN65HVD232