Datasheet
SN65HVD1794, SN65HVD1795
SN65HVD1796
www.ti.com
SLLS935A –AUGUST 2008–REVISED AUGUST 2012
ABSOLUTE MAXIMUM RATINGS
(1)
VALUE UNIT
V
CC
Supply voltage –0.5 to 7 V
Voltage range at A and B pins with respect to GND –70 to 70 V
Voltage range across A and B pins (differential) –70 to 70 V
Input voltage range at any logic pin –0.3 to V
CC
+ 0.3 V
Voltage input range, transient pulse, A and B, through 100 Ω –100 to 100 V
Receiver output current –24 to 24 mA
T
J
Junction temperature 170 °C
Continuous total power dissipation See Dissipation Rating Table
IEC 60749-26 ESD (human-body model), bus terminals and GND ±16 kV
JEDEC Standard 22, Test Method A114 (human-body model), bus terminals and GND ±16 kV
JEDEC Standard 22, Test Method A114 (human-body model), all pins ±4 kV
JEDEC Standard 22, Test Method C101 (charged-device model), all pins ±2 kV
JEDEC Standard 22, Test Method A115 (machine model), all pins ±400 V
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
PACKAGE DISSIPATION RATINGS
JEDEC THERMAL T
A
< 25°C DERATING FACTOR T
A
= 85°C T
A
= 105°C
PACKAGE
MODEL
RATING ABOVE T
A
= 25°C RATING RATING
High-K 905 mW 7.25 mW/°C 470 mW 325 mW
SOIC (D) 8-pin
Low-K 516 mW 4.1 mW/°C 268 mW 186 mW
High-K 2119 mW 16.9 mW/°C 1100 mW 763 mW
PDIP (P) 8-pin
Low-K 976 mW 7.8 mW/°C 508 mW 352 mW
RECOMMENDED OPERATING CONDITIONS
MIN NOM MAX UNIT
V
CC
Supply voltage 4.5 5 5.5 V
V
I
Input voltage at any bus terminal (separately or common mode)
(1)
–20 25 V
V
IH
High-level input voltage (driver, driver enable, and invert inputs) 2 V
CC
V
V
IL
Low-level input voltage (driver, driver enable, and invert inputs) 0 0.8 V
V
ID
Differential input voltage –25 25 V
Output current, driver –60 60 mA
I
O
Output current, receiver –8 8 mA
R
L
Differential load resistance 54 60 Ω
C
L
Differential load capacitance 50 pF
HVD1794 115 kbps
1/t
UI
Signaling rate HVD1795 1
Mbps
HVD1796 10
T
A
Operating free-air temperature (See application section for thermal information) –40 105 °C
T
J
Junction temperature –40 150 °C
(1) By convention, the least positive (most negative) limit is designated as minimum in this data sheet.
Copyright © 2008–2012, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: SN65HVD1794, SN65HVD1795 SN65HVD1796