Datasheet

SN65HVD1780
SN65HVD1781
SN65HVD1782
www.ti.com SLLS877F –DECEMBER 2007–REVISED FEBRUARY 2010
ABSOLUTE MAXIMUM RATINGS
(1)
VALUE UNIT
V
CC
Supply voltage –0.5 to 7 V
'HVD1780, 81 A, B pins –70 to 70 V
Voltage range at bus pins
'HVD1782 A, B pins –70 to 30 V
Input voltage range at any logic pin –0.3 to V
CC
+ 0.3 V
Transient overvoltage pulse through 100 Ω per TIA-485 –70 to 70 V
Receiver output current –24 to 24 mA
T
J
Junction temperature 170 °C
See Dissipation Rating
Continuous total power dissipation
Table
IEC 60749-26 ESD (human-body model), bus terminals and GND ±16 kV
JEDEC Standard 22, Test Method A114 (human-body model), bus terminals and GND ±16 kV
JEDEC Standard 22, Test Method A114 (human-body model), all pins ±4 kV
JEDEC Standard 22, Test Method C101 (charged-device model), all pins ±2 kV
JEDEC Standard 22, Test Method A115 (machine model), all pins ±400 V
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
PACKAGE DISSIPATION RATINGS
JEDEC T
A
= 125°C
T
A
< 25°C DERATING FACTOR T
A
= 85°C T
A
= 105°C
THERMAL
PACKAGE
(1)
RATING
RATING ABOVE T
A
= 25°C RATING RATING
MODEL
(3.3 V ONLY)
High-K 905 mW 7.25 mW/°C 470 mW 325 mW 180 mW
SOIC (D) 8-pin
Low-K 516 mW 4.1 mW/°C 268 mW 186 mW 103 mW
High-K 2119 mW 16.9 mW/°C 1100mW 763 mW 426 mW
PDIP (P) 8-pin
Low-K 976 mW 7.8 mW/°C 508 mW 352 mW 196 mW
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.
RECOMMENDED OPERATING CONDITIONS
MIN NOM MAX UNIT
V
CC
Supply voltage 3.15 5 5.5 V
V
I
Input voltage at any bus terminal (separately or common mode)
(1)
–7 12 V
V
IH
High-level input voltage (driver, driver enable, and receiver enable inputs) 2 V
CC
V
V
IL
Low-level input voltage (driver, driver enable, and receiver enable inputs) 0 0.8 V
V
ID
Differential input voltage –12 12 V
Output current, driver –60 60 mA
I
O
Output current, receiver –8 8 mA
R
L
Differential load resistance 54 60 Ω
C
L
Differential load capacitance 50 pF
HVD1780 115 kbps
1/t
UI
Signaling rate HVD1781 1
Mbps
HVD1782 10
5-V supply –40 105
Operating free-air temperature (See
T
A
°C
application section for thermal information)
3.3-V supply –40 125
T
J
Junction temperature –40 150 °C
(1) By convention, the least positive (most negative) limit is designated as minimum in this data sheet.
Copyright © 2007–2010, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Link(s): SN65HVD1780 SN65HVD1781 SN65HVD1782