Datasheet

SN65HVD1176
SN75HVD1176
www.ti.com SLLS563F –JULY 2003–REVISED JUNE 2013
ELECTRICAL CHARACTERISTICS
over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP
(1)
MAX UNIT
DRIVER
V
O
Open-circuit output voltage A or B, No load 0 V
CC
V
RL = 54 Ω See Figure 1 2.1 2.9 V
Steady-state differential output voltage
With common-mode loading,
|V
OD(SS)
|
magnitude
(V
TEST
from -7 V to 12 V) 2.1 2.7 V
See Figure 2
Change in steady-state differential output
Δ|V
OD(SS)
| See Figure 1 and Figure 6 –0.2 0 0.2 V
voltage between logic states
V
OC(SS)
Steady-state common-mode output voltage 2 2.5 3 V
Change in steady-state common-mode output
ΔV
OC(SS)
See Figure 5 –0.2 0 0.2 V
voltage
V
OC(PP)
Peak-to-peak common-mode output voltage 0.5 V
Differential output voltage over and under
V
OD(RING)
R
L
= 54 Ω, C
L
= 50 pF, See Figure 6 10% V
OD(PP)
shoot
I
I
Input current D, DE -50 50 μA
I
O(OFF)
Output current with power off V
CC
≤ 2.5 V
See receiver line input
I
OZ
High impedance state output current DE at 0 V
I
OS(P)
Peak short-circuit output current V
OS
= –7 V to 12 V -250 250 mA
V
OS
> 4 V,
DE at V
CC
, See 60 90 135 mA
Output driving low
Figure 8
I
OS(SS)
Steady-state short-circuit output current
VOS < 1 V,
-135 -90 -60 mA
Output driving high
C
OD
Differential output capacitance See receiver C
ID
pF
RECEIVER
Positive-going differential input voltage
V
IT(+)
SeeFigure 9 V
O
= 2.4 V, I
O
= –8 mA –80 –20 mV
threshold
Negative-going differential input voltage
V
IT(–)
V
O
= 0.4 V, I
O
= 8 mA -200 -120 mV
threshold
V
HYS
Hysteresis voltage (V
IT+
– V
IT-
) 40 mV
V
OH
High-level output voltage V
ID
= 200 mV, I
OH
= –8 mA, See Figure 9 4 4.6 V
V
OL
Low-level output voltage V
ID
= –200 mV, I
OL
= 8 mA, See Figure 9 0.2 0.4 V
I
A
, I
B
V
CC
= 4.75 V to 5.25 V
V
I
= - 7 V to 12 V,
Bus pin input current –160 200 μA
I
A(OFF)
Other input = 0 V
V
CC
= 0 V
I
B(OFF)
I
I
Receiver enable input current RE –50 50 μA
I
OZ
High-impedance - state output current RE = V
CC
–1 1 μA
R
I
Input resistance 60 kΩ
Test input signal is a 1.5 MHz sine wave with
C
ID
Differential input capacitance amplitude 1 V
PP
, capacitance measured across A 7 10 pF
and B
C
MR
Common mode rejection See Figure 11 4 V
(1) All typical values are at V
CC
= 5 V and 25°C.
Copyright © 2003–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: SN65HVD1176 SN75HVD1176