Datasheet

SN65HVD1050-EP
www.ti.com SLLS772A –DECEMBER 2006–REVISED OCTOBER 2009
Electrostatic Discharge Protection
over operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS UNIT
Bus terminals and GND ±8 kV
Human-Body Model
(2)
All pins ±4 kV
Electrostatic discharge
(1)
Charged-Device Model
(3)
All pins ±1.5 kV
Machine Model ±200 V
(1) All typical values at 25°C
(2) Tested in accordance with JEDEC Standard 22, Test Method A114-A
(3) Tested in accordance with JEDEC Standard 22, Test Method C101
Recommended Operating Conditions
MIN MAX UNIT
V
CC
Supply voltage 4.75 5.25 V
V
I
or V
IC
Voltage at any bus terminal (separately or common mode) –12 12 V
V
IH
High-level input voltage TXD, S 2 5.25 V
V
IL
Low-level input voltage TXD, S 0 0.8 V
V
ID
Differential input voltage –6 6 V
Driver –70
I
OH
High-level output current mA
Receiver –2
Driver 70
I
OL
Low-level output current mA
Receiver 2
See Thermal Characteristics table,
T
J
Junction temperature 150 °C
1-Mbps minimum signaling rate with R
L
= 54 Ω
Supply Current
over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Silent mode S at V
CC
, V
I
= V
CC
6 10
I
CC
5-V supply current Dominant V
I
= 0 V, 60-Ω load, S at 0 V 50 70 mA
Recessive V
I
= V
CC
, No load, S at 0 V 6 10
Device Switching Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN MAX UNIT
Total loop delay, driver input to receiver output, recessive to
t
d(LOOP1)
90 230
dominant
S at 0 V, See Figure 9 ns
Total loop delay, driver input to receiver output, dominant to
t
d(LOOP2)
90 230
recessive
Copyright © 2006–2009, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Link(s) :SN65HVD1050-EP