Datasheet

SN65HVD1050
www.ti.com SLLS632B –DECEMBER 2005–REVISED MARCH 2010
ELECTROSTATIC DISCHARGE PROTECTION
(1)
over operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS VALUE
IEC Contact Discharge IEC 61000-4-2 Bus terminals vs GND ±6 kV
Bus terminals vs GND ±8 kV
JEDEC Standard 22,
Human Body Model
Test Method A114-C.01
All pins ±4 kV
Field-Induced-Charged JEDEC Standard 22,
All pins ±1.5 kV
Device Model Test Method C101
Machine Model ANSI/ESDS5.2-1996 ±200 V
(1) All typical values at 25°C.
RECOMMENDED OPERATING CONDITIONS
MIN NOM MAX UNIT
V
CC
Supply voltage 4.5 5.5 V
V
I
or V
IC
Voltage at any bus terminal (separately or common mode) –12 12 V
V
IH
High-level input voltage 2.1 V
CC
V
TXD, S
V
IL
Low-level input voltage 0 0.8 V
V
ID
Differential input voltage –7 7 V
Driver –70
I
OH
High-level output current mA
Receiver –2
Driver 70
I
OL
Low-level output current mA
Receiver 2
See Thermal Characteristics table, 1 Mbps minimum
T
J
Junction temperature –40 150 °C
signaling rate with R
L
= 54Ω
Signaling Rate 20 kbps
SUPPLY CURRENT
over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Silent mode S at V
CC
, V
I
= V
CC
6 10
4.75V < V
CC
< 5.25V 50 70
I
CC
5-V Supply current Dominant V
I
= 0 V, 60 Ω Load, S at 0 V mA
4.5V < V
CC
< 5.5V 75
Recessive V
I
= V
CC
, No Load, S at 0 V 6 10
DEVICE SWITCHING CHARACTERISTICS
over operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
4.75V < V
CC
< 5.25V 90 190
Total loop delay, driver input to receiver output,
t
d(LOOP1)
recessive to dominant
4.5V < V
CC
< 5.5V 85 195
Figure 9, S at
ns
0V
4.75V < V
CC
< 5.25V 90 190
Total loop delay, driver input to receiver output,
t
d(LOOP2)
dominant to recessive
4.5V < V
CC
< 5.5V 85 195
Copyright © 2005–2010, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Link(s) :SN65HVD1050