Datasheet
SN65HVD1050A-Q1
www.ti.com
SLLS888A –JUNE 2008–REVISED JANUARY 2011
DRIVER SWITCHING CHARACTERISTICS
oover recommended operating conditions, T
A
= –40 to 125°C (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP
(1)
MAX UNIT
t
PLH
Propagation delay time, low-to-high level output S at 0 V, See Figure 4 25 65 120 ns
t
PHL
Propagation delay time, high-to-low level output S at 0 V, See Figure 4 25 45 120 ns
t
r
Differential output signal rise time S at 0 V, See Figure 4 25 ns
t
f
Differential output signal fall time S at 0 V, See Figure 4 50 ns
t
en
Enable time from silent mode to dominant See Figure 7 1 ms
t
(dom)
Dominant time out
(2)
↓V
I
, See Figure 10 300 450 700 ms
(1) All typical values are at 25°C with a 5-V supply.
(2) The TXD dominant time out (t(dom)) will disable the driver of the transceiver once the TXD has been dominant longer than t
(dom)
which
will release the bus lines to recessive preventing a local failure from locking the bus dominant. The driver may only transmit dominant
again after TXD has been returned HIGH (recessive). While this protects the bus from local faults locking the bus dominant it will limit
the minimum data rate possible. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case
where five successive dominant bits are followed immediately by an error frame. This along with the t
(dom)
minimum will limit the
minimum bit rate. The minimum bit rate may be calculated by: Minimum Bit Rate = 11/ t
(dom)
= = 11 bits / 300ms = 37 kbps.
RECEIVER ELECTRICAL CHARACTERISTICS
over recommended operating conditions, T
A
= –40 to 125°C (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP
(1)
MAX UNIT
V
IT+
Positive-going input threshold voltage S at 0 V, See Table 3 800 900 mV
V
IT–
Negative-going input threshold voltage S at 0 V, See Table 3 500 650 mV
V
hys
Hysteresis voltage (V
IT+
– V
IT–
) 100 125 mV
V
OH
High-level output voltage I
O
= –2 mA, See Figure 6 4 4.6 V
V
OL
Low-level output voltage I
O
= 2 mA, See Figure 6 0.2 0.4 V
CANH or CANL = 5 V,
I
I(off)
Power-off bus input current Other pin at 0 V, 165 250 mA
V
CC
at 0 V, TXD at 0 V
I
O(off)
Power-off RXD leakage current V
CC
at 0 V, RXD at 5 V 20 mA
TXD at 3 V,
C
I
Input capacitance to ground (CANH or CANL) 13 pF
V
I
= 0.4 sin (4E6pt) + 2.5 V
C
ID
Differential input capacitance TXD at 3 V, V
I
= 0.4 sin (4E6pt) 6 pF
R
ID
Differential input resistance TXD at 3 V, S at 0 V 30 80 kΩ
R
IN
Input resistance (CANH or CANL) TXD at 3 V, S at 0 V 15 30 40 kΩ
Input resistance matching
R
I(m)
V
(CANH)
= V
(CANL)
–3 0 3 %
[1 – (R
IN (CANH)
/ R
IN (CANL)
)] × 100%
(1) All typical values are at 25°C with a 5-V supply.
RECEIVER SWITCHING CHARACTERISTICS
over recommended operating conditions, T
A
= –40 to 125°C (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP
(1)
MAX UNIT
t
PLH
Propagation delay time, low-to-high-level output 60 100 130 ns
t
PHL
Propagation delay time, high-to-low-level output 45 70 130 ns
S at 0 V or V
CC
, See
Figure 6
t
r
Output signal rise time 8 ns
t
f
Output signal fall time 8 ns
(1) All typical values are at 25°C with a 5-V supply.
Copyright © 2008–2011, Texas Instruments Incorporated Submit Documentation Feedback 5