Datasheet

+
_
DUT
TXD
S
RXD
15 pF 20%±
V
O
V
I
0 V C
L
(A)
60 W
±1%
CANH
CANL
0.5 V
CC
0.5 V
CC
t
en
V
CC
0 V
V
OH
V
OL
V
I
(B)
V
O
CANH
CANL
TXD
S
V
I
V
O(CANH)
V
OC(SS)
R
L
V
O(CANL)
V =
OC
2
V + V
O(CANH) O(CANL)
V
OC
+
_
DUT
TXD
S
RXD
V
I
(B)
C
L
(A)
CANH
CANL
V
O
0.5 V
CC
0.5 V
CC
0.5 V
CC
V
CC
0 V
V
OH
V
OL
TXD Input
RXD Output
60
1%
W
±
15 pF 20%±
t
loop2
t
loop1
SN65HVD1050A-Q1
SLLS888A –JUNE 2008–REVISED JANUARY 2011 www.ti.com
A. C
L
= 100 pF and includes instrumentation and fixture capacitance within ±20%.
B. All V
I
input pulses are supplied by a generator having the following characteristics: t
r
or t
f
≤ 6 ns,
pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.
Figure 7. t
en
Test Circuit and Waveforms
NOTE: All V
I
input pulses are from 0 V to V
CC
and supplied by a generator having the following characteristics: t
r
or t
f
≤ 6 ns,
pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.
Figure 8. Common-Mode Output Voltage Test and Waveforms
A. C
L
= 100 pF and includes instrumentation and fixture capacitance within ±20%.
B. All V
I
input pulses are from 0 V to V
CC
and supplied by a generator having the following characteristics: t
r
or t
f
≤ 6 ns,
pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.
Figure 9. t
(LOOP)
Test Circuit and Waveforms
10 Submit Documentation Feedback Copyright © 2008–2011, Texas Instruments Incorporated