Datasheet
RECEIVER ELECTRICAL CHARACTERISTICS
RECEIVER SWITCHING CHARACTERISTICS
SPLIT-PIN CHARACTERISTICS
STB-PIN CHARACTERISTICS
SN65HVD1040
www.ti.com
............................................................................................................................................... SLLS631D – MARCH 2007 – REVISED DECEMBER 2008
over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP
(1)
MAX UNIT
Positive-going input threshold
V
IT+
800 900
voltage
STB at 0 V, See Table 1
High-speed
Negative-going input threshold
V
IT –
mode 500 650
mV
voltage
V
hys
Hysteresis voltage (V
IT+
– V
IT –
) STB at V
CC
100 125
V
IT
Input threshold voltage Standby mode STB at V
CC
500 1150
V
OH
High-level output voltage I
O
= – 2 mA, See Figure 6 4 4.6 V
V
OL
Low-level output voltage I
O
= 2 mA, See Figure 6 0.2 0.4 V
CANH or CANL = 5 V, V
CC
at 0 V,
I
I(off)
Power-off bus input current 5 µ A
TXD at 0 V
I
O(off)
Power-off RXD leakage current V
CC
at 0 V, RXD at 5 V 20 µ A
C
I
Input capacitance to ground, (CANH or CANL) TXD at 3 V, V
I
= 0.4 sin (4E6 π t) + 2.5 V 20 pF
C
ID
Differential input capacitance TXD at 3 V, V
I
= 0.4 sin (4E6 π t) 10 pF
R
ID
Differential input resistance TXD at 3 V, STD at 0 V 30 80
k Ω
R
IN
Input resistance, (CANH or CANL) TXD at 3 V, STD at 0 V 15 30 40
Input resistance matching
R
I(m)
V
CANH
= V
CANL
– 3% 0% 3%
[1 – (R
IN (CANH)
/ R
IN (CANL)
)] x 100%
(1) All typical values are at 25 ＝ C with a 5-V supply.
over recommended operating conditiions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
t
pLH
Propagation delay time, low-to-high-level output 60 100 130
t
pHL
Propagation delay time, high-to-low-level output 45 70 130
STB at 0 V, TXD at 3 V, See
ns
Figure 6
t
r
Output signal rise time 8
t
f
Output signal fall time 8
t
BUS
Dominant time required on bus for wake-up from
STB at V
CC
Figure 11 0.7 5 µ s
standby
(1)
(1) The device under test shall not signal a wake-up condition with dominant pulses shorter than t
BUS
(min) and shall signal a wake-up
condition with dominant pulses longer than t
BUS
(max). Dominant pulses with a length between t
BUS
(min) and t
BUS
(max) may lead to a
wake-up.
over recommended operating conditiions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
V
O
Output voltage – 500 µ A < I
O
< 500 µ A 0.3 × V
CC
0.5 × V
CC
0.7 × V
CC
V
I
O(stb)
Standby mode leakage current STB at 2 V, – 12 V ≤ V
O
≤ 12 V – 5 5 µ A
over recommended operating conditiions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
I
IH
High level input current STB at 2 V – 10 0 µ A
I
IL
Low level input current STB at 0 V – 10 0 µ A
Copyright © 2007 – 2008, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s): SN65HVD1040