Datasheet

FB
SW
L1
SM72485
Cff
R
FB2
R3
C2
V
OUT
R
FB1
Cff =
3 x t
ON (max)
(R
FB1
//R
FB2
)
SM72485
www.ti.com SNVS697D –JANUARY 2011–REVISED APRIL 2013
Figure 13. Efficiency vs. Load Current and V
IN
Figure 14. Efficiency vs. V
IN
LOW OUTPUT RIPPLE CONFIGURATIONS
For applications where low output ripple is required, the following options can be used to reduce or nearly
eliminate the ripple.
a) Reduced ripple configuration: In Figure 15, Cff is added across R
FB2
to AC-couple the ripple at V
OUT
directly
to the FB pin. This allows the ripple at V
OUT
to be reduced to a minimum of 25 mVp-p by reducing R3, since the
ripple at V
OUT
is not attenuated by the feedback resistors. The minimum value for Cff is determined from:
where
• t
ON(max)
is the maximum on-time which occurs at V
IN(min)
• (9)
The next larger standard value capacitor should be used for Cff.
Figure 15. Reduced Ripple Configuration
b) Minimum ripple configuration: If the application requires a lower value of ripple (<10 mVp-p), the circuit of
Figure 16 can be used. R3 is removed, and the resulting output ripple voltage is determined by the inductor’s
ripple current and C2’s characteristics. RA and CA are chosen to generate a sawtooth waveform at their junction,
and that voltage is AC-coupled to the FB pin via CB. To determine the values for RA, CA and CB, use the
following procedure:
Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Links: SM72485