Datasheet

SCL
SDA
t
HD;STA
t
LOW
t
r
t
HD;DAT
t
HIGH
t
f
t
SU;DAT
t
SU;STA
t
SU;STO
t
f
START
REPEATED
START
STOP
t
HD;STA
START
t
SP
t
r
t
BUF
BISTEN
1/2 V
DDIO
PASS
(w/ errors)
t
PASS
1/2 V
DDIO
Prior BIST Result
Current BIST Test - Toggle on Error Result Held
t
BIT
(1 UI)
Sampling
Window
Ideal Data
Bit End
Ideal Data Bit
Beginning
RxIN_TOL
Left
RxIN_TOL
Right
Ideal Center Position (t
BIT
/2)
t
RJIT
= RxIN_TOL (Left + Right)
V
TH
V
TL
0V
Sampling Window = 1 UI - t
RJIT
DS90UR916Q
SNOSB46E –MARCH 2011–REVISED APRIL 2013 www.ti.com
Figure 11. Receiver Input Jitter Tolerance
Figure 12. BIST PASS Waveform
Figure 13. Serial Control Bus Timing Diagram
14 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS90UR916Q