Datasheet
1
1
2
2
3
3
4
4
5
5
6
6
D D
C C
B B
A A
Title
Number RevisionSize
C
Date: 11/3/2009 Sheet of
File: C:\Projects\..\LMH1983 Demo Board.SchDocDrawn By:
3V3
VDD_XO
100 OHM DIFF. IMPEDANCE
VDD_XO
LMH1983 Evaluation Board
10uF
C44
0
R51
0
R53
4.75k
R39
4.75k
R41
1
2
JP12
TP18
F_IN
TP17
V_IN
TP16
H_IN
TP20
ADDR
TP29
VC_BUF
OPEN
C40
TP19
INIT
1
2
3
JP9
I2C ADDR SEL
3V3
Fout1
Fout2
Fout3
Layout Note: JP Legend is
"Disable XO"
3V3
TP28
VDD_XO
Layout Note: XO Legend is
"27MHz VCXO"
Layout Note: TP Legend is
"VDD_XO"
Layout Note:
Pin legend is:
"65h = Pin 1-2"
"66h = Float Pin 2"
"67h = Pin 2-3"
VDD
Layout Note:
TP Legend is
"XO_CLK"
HIN
VIN
FIN
INIT
OPEN
R33
OPEN
R30
OPEN
R34
OPEN
R31
OPEN
R32
0.1uF
C32
33
R38
33
R42
33
R40
33R26
NOALIGN
NOREF
NOLOCK
0.1uF
C25
0.1uF
C23
0.1uF
C21
33R24
0.01uF
C43
0.1uF
C42
OPEN
C47
0.1uF
C46
250mA
220 ohm
L4
VC
1
OUT
4
GND
3
EN
2
VCC
6
OUTA
5
X2
357LB3I027M0000
OPEN
R37
49.9R55
OPENR54
0.1uF
C48
CLKout1_P
CLKout1_N
TP26
XOclk+
CLKout4_P
CLKout4_N
OPEN
R36
Note: XOin pair can be driven by a VCXO with LVCMOS clock
or LVDS clock.
-LVCMOS (default):
XOin+: Connect to VCXO's single-ended output.
XOin-: Bias to 1.65VDC via 1.00k divider resistors using the
VCXO's supply (VDD_XO) and local ground for optimal CMR.
OUTA (VCXO pin 5): No connect (N/C)
-LVDS:
XOin+/-: Connect to VCXO's LVDS output and terminated with
100R differential.
OUTA: Complementary LVDS output pin. Remove 1k resistors
and 0.1uF cap and install series resistor.
XOin_P
XOin_N
XOin_P
XOin_N
4
1
2
3
JP11
I2C CONN
Layout Note: Place JP3
near edge of PCB.
Pin Legend is:
"GND" (pin 1)
"N/C" (pin 2)
"SCL" (pin 3)
"SDA" (pin 4)
NOLOCK
NOALIGN
NOREF
Rev. 1
TP12
Fout4
0
R44
1uF
C20
1uF
C22
1uF
C24
VDD
1uF
C45 1uF
C41
33
R43
33
R45
OPEN
C38
OPEN
C37
OPEN
C36
TP23
NO_LOCK
TP24
NO_ALIGN
TP25
NO_REF
OPEN
C30
OSCin
Fout433R27
TP13
Fout3
OPEN
C29
33R25
TP14
Fout2
OPEN
C27
TP15
Fout1
OPEN
C26
47uF
C39
OPEN
R49
TP21
SDA
TP22
SCL
OPEN
R28
Layout Note: Pin Legend is
"Fout1" (inline w/ JP11.2)
"Fout2" (inline w/ JP12.2)
"Fout3" (inline w/ JP13.2)
"Fout4" (inline w/ JP14.2)
"GND" (inline w/ pin 1 of JP11, JP12, JP13, JP14)
OPEN
C31
OPEN
C28
Layout Note: Unless otherwise noted, label all
ICs, Test Points, Jumpers and Headers per the
component comment. For jumpers and headers,
label pins according to the pin legend noted. All
labels should be present on top and bottom silk
screen (except for ICs).
PLL1 Loop Filter and VCXO
TP27
VC
OPEN
C34
OPEN
C35
GN D
18
GND
21
GND
39
DAP
VDD_PLL1
1
VDD_IO
2
VDD_IO
10
VDD_CLK4
16
VDD_PLL34
19
VDD_CLK3
20
VDD_CLK2
31
VDD_PLL2
32
VDD_CLK1
38
CLKout1+
36
CLKout1-
35
Fout1
37
CLKout2+
28
CLKout2-
29
Fout2
30
Fout3
22
CLKout3+
23
CLKout3-
24
CLKout4-
14
CLKout4+
15
Fout4/OSCin
17
Hin
3
Vin
4
Fin
5
INIT
6
ADDR
7
SDA
8
SCL
9
NO_LOCK
11
NO_ALIGN
12
NO_REF
13
Cbyp3
25
Cbyp4
26
Cbyp2
27
XOin-
33
XOin+
34
VC_LPF
40
U3
LMH1983SQ
OPEN
R29
OPEN
R35
OPEN
R46
CLKout2_N
CLKout2_P
CLKout3_N
CLKout3_P
CLKout1_P
CLKout1_N
CLKout2_N
CLKout3_N
CLKout4_N
CLKout4_P
CLKout3_P
CLKout2_P
VDD_PLL1
VDD_PLL2
VDD_PLL34
VDD_CLK4
VDD_CLK3
VDD_CLK2
VDD_CLK1
Layout Note: Pin 17 is a programmable I/O pin.
When the pin is an output, the resistor should be
populated for net "Fout4" (default). When the pin
is an input, the other resistor should be populated
for net "OSCin". Minimize trace stubs on this
pin.
4
3
2
1
6
5
V+
V-
U4
LMP7711MK
1uF
C33
Fout1
Fout2
Fout3
Fout4
10.0k
R48
OPEN
R50
VDD_XO
Layout Note: On Fout* pins and pins 11, 12, 13,
place direct components as close to LMH1983 as
possible.
1
2
JP6
1
2
JP7
1
2
JP8
1
2
JP10
3.0k
R52
1.82k
R56
17.4k
R47
SDA
SCL
LMH1983 Eval Board - LMH1983
B
Sauerwald
4 5
PIC2001
PIC2002
COC20
PIC2101
PIC2102
COC21
PIC2201
PIC2202
COC22
PIC2301
PIC2302
COC23
PIC2401
PIC2402
COC24
PIC2501
PIC2502
COC25
PIC2601
PIC2602
COC26
PIC2701
PIC2702
COC27
PIC2801
PIC2802
COC28
PIC2901
PIC2902
COC29
PIC3001
PIC3002
COC30
PIC3101
PIC3102
COC31
PIC3201
PIC3202
COC32
PIC3301
PIC3302
COC33
PIC3401
PIC3402
COC34
PIC3501
PIC3502
COC35
PIC3601
PIC3602
COC36
PIC3701
PIC3702
COC37
PIC3801
PIC3802
COC38
PIC3901
PIC3902
COC39
PIC4001
PIC4002
COC40
PIC4101
PIC4102
COC41
PIC4201
PIC4202
COC42
PIC4301
PIC4302
COC43
PIC4401
PIC4402
COC44
PIC4501
PIC4502
COC45
PIC4601
PIC4602
COC46
PIC4701
PIC4702
COC47
PIC4801
PIC4802
COC48
PIJP601
PIJP602
COJP6
PIJP701
PIJP702
COJP7
PIJP801
PIJP802
COJP8
PIJP901
PIJP902
PIJP903
COJP9
PIJP1001
PIJP1002
COJP10
PIJP1101
PIJP1102
PIJP1103
PIJP1104
COJP11
PIJP1201PIJP1202
COJP12
PIL401 PIL402
COL4
PIR2401
PIR2402
COR24
PIR2501
PIR2502
COR25
PIR2601
PIR2602
COR26
PIR2701
PIR2702
COR27
PIR2801
PIR2802
COR28
PIR2901
PIR2902
COR29
PIR3001
PIR3002
COR30
PIR3101
PIR3102
COR31
PIR3201
PIR3202
COR32
PIR3301
PIR3302
COR33
PIR3401
PIR3402
COR34
PIR3501
PIR3502
COR35
PIR3601
PIR3602
COR36
PIR3701 PIR3702
COR37
PIR3801
PIR3802
COR38
PIR3901
PIR3902
COR39
PIR4001
PIR4002
COR40
PIR4101
PIR4102
COR41
PIR4201
PIR4202
COR42
PIR4301
PIR4302
COR43
PIR4401
PIR4402
COR44
PIR4501
PIR4502
COR45
PIR4601
PIR4602
COR46
PIR4701PIR4702
COR47
PIR4801
PIR4802
COR48
PIR4901
PIR4902
COR49
PIR5001
PIR5002
COR50
PIR5101
PIR5102
COR51
PIR5201
PIR5202
COR52
PIR5301
PIR5302
COR53
PIR5401
PIR5402
COR54
PIR5501
PIR5502
COR55
PIR5601
PIR5602
COR56
PITP1201
COTP12
PITP1301
COTP13
PITP1401
COTP14
PITP1501
COTP15
PITP1601
COTP16
PITP1701
COTP17
PITP1801
COTP18
PITP1901
COTP19
PITP2001
COTP20
PITP2101
COTP21
PITP2201
COTP22
PITP2301
COTP23
PITP2401
COTP24
PITP2501
COTP25
PITP2601
COTP26
PITP2701
COTP27
PITP2801
COTP28
PITP2901
COTP29
PIU301PIU302
PIU303
PIU304
PIU305
PIU306
PIU307
PIU308
PIU309
PIU3010
PIU3011
PIU3012
PIU3013
PIU3014
PIU3015
PIU3016
PIU3017
PIU3018
PIU3019
PIU3020
PIU3021
PIU3022
PIU3023
PIU3024
PIU3025
PIU3026PIU3027
PIU3028
PIU3029
PIU3030
PIU3031
PIU3032
PIU3033
PIU3034
PIU3035
PIU3036
PIU3037
PIU3038
PIU3039
PIU3040
PIU3041
COU3
PIU401
PIU402
PIU403
PIU404PIU405
PIU406
COU4
PIX201
PIX202
PIX203
PIX204
PIX205
PIX206
COX2
PIC3201
PIC4401 PIC4501
PIJP903
PIL401
PIR3902
PIR4101
PIU3035
NLCLKout10N
PIU3036
NLCLKout10P
PIU3029
NLCLKout20N
PIU3028
NLCLKout20P
PIU3024
NLCLKout30N
PIU3023
NLCLKout30P
PIU3014
NLCLKout40N
PIU3015
NLCLKout40P
PIR3101
PIR3502
PITP1801
PIU305
PIJP602
PIR2401
NLFout1
PIJP702
PIR2501
NLFout2
PIJP802
PIR2601
NLFout3
PIJP1002
PIR2701
NLFout4
PIC2002 PIC2102
PIC2202 PIC2302
PIC2402 PIC2502
PIC2602
PIC2702
PIC2802
PIC2902
PIC3002
PIC3101
PIC3202
PIC3302
PIC3402 PIC3502 PIC3602 PIC3702 PIC3802
PIC4102 PIC4202 PIC4302
PIC4402 PIC4502
PIC4601
PIC4702
PIC4801
PIJP601
PIJP701
PIJP801
PIJP901
PIJP1001
PIJP1101
PIJP1201
PIR3301
PIR3401 PIR3501 PIR3601
PIR4602
PIR4702
PIR5002
PIR5601
PIU3018 PIU3021 PIU3039 PIU3041
PIU402
PIX203
PIR2902
PIR3302
PITP1601
PIU303
PIC2801
PIR3201
PIR3602
PITP1901
PIU306
PIR5501
PIX204
PIR5401
PIX205
PIR5102
PIU404
PIR4901
PIR5101
PIR5301
PIU401
PIR4802
PIR5001
PIU405
PIR4402
PIU3040
PIJP1202
PIX202
PIJP1102
PIR4601
PIC4701
PIR5302
PITP2901
PIX201
PIC3902
PIC4002PIR4701
PIC3801
PIR4001
PITP2301
PIU3011
PIC3701
PIR4301
PITP2401
PIU3012
PIC3601
PIR4501
PITP2501
PIU3013
PIC3501
PIJP1104
PIR3801
PIR3901
PIC3401
PIJP1103
PIR4102
PIR4201
PIC3301
PIC3901
PIC4001
PIR4401
PIR4902
PITP2701
PIU403
PIC3102
PIJP902
PITP2001
PIU307
PIC3001
PIR2702
PIR2802
PITP1201
PIU3017
PIC2901
PIR2602
PITP1301
PIU3022
PIC2701
PIR2502
PITP1401
PIU3030
PIC2601
PIR2402
PITP1501
PIU3037
PIC2401 PIC2501
PIU3025
PIC2201 PIC2301
PIU3026
PIC2001 PIC2101
PIU3027
PIR4302
NLNOALIGN
PIR4002
NLNOLOCK
PIR4502
NLNOREF
PIR2801
NLOSCin
PIR4202
PITP2201
PIU309
PIR3802
PITP2101
PIU308
PIR2901
PIR3001
PIR3102 PIR3202
PIU302
PIU3010
PIU3038
PIU3031
PIU3020 PIU3016
PIU301
PIU3032
PIU3019
PIC4101 PIC4201 PIC4301
PIC4602
PIL402
PIR4801
PIR5201
PITP2801
PIU406
PIX206
PIR3002
PIR3402
PITP1701
PIU304
PIC4802
PIR3702
PIR5202
PIR5402
PIR5602
PIU3033
NLXOin0N
PIR3701
PIR5502
PITP2601
PIU3034
NLXOin0P