Datasheet
PIN ASSIGNMENT
1
1
2
3
4
5
PTR08100W
SLTS284E – AUGUST 2007 – REVISED APRIL 2009 .......................................................................................................................................................
www.ti.com
TERMINAL FUNCTIONS
TERMINAL
DESCRIPTION
NAME NO.
V
I
2 The positive input voltage power node to the module, which is referenced to common GND.
This is the common ground connection for the V
I
and V
O
power connections. It is also the 0 VDC reference for the
GND 3
Inhibit and V
O
Adjust control inputs.
V
O
4 The regulated positive power output with respect to the GND node.
A 1% resistor must be connected between this pin and GND (pin 3) to set the output voltage of the module higher
than 0.6 V. If left open-circuit, the output voltage defaults to this value. The temperature stability of the resistor
should be 100 ppm/ ° C (or better). The set-point range is from 0.6 V to 5.5 V. For information on output voltage
V
O
Adjust 5
adjustment see the related application section.
TheV
O
Adjust pin must never be connected directly to GND. The minimum resistance between V
O
Adjust and
GND is limited to 240 Ω .
The Inhibit pin is an open-collector/drain-negative logic input that is referenced to GND. Applying a low-level ground
signal to this input disables the module ' s output. When the Inhibit control is active, the input current drawn by the
Inhibit 1
regulator is significantly reduced. If the Inhibit pin is left open-circuit, the module will produce an output voltage
whenever a valid input source is applied.
TOP VIEW
4 Submit Documentation Feedback Copyright © 2007 – 2009, Texas Instruments Incorporated
Product Folder Link(s): PTR08100W