Datasheet

ELECTRICAL CHARACTERISTICS
PTH12030W/L
SLTS211H – MAY 2003 – REVISED DECEMBER 2008 .................................................................................................................................................... www.ti.com
T
A
= 25 ° C, V
I
= 12 V, V
O
= 3.3 V, C
I
= 560 µ F, C
O
= 0 µ F, and I
O
= I
O
max (unless otherwise stated)
PTH12030L
CHARACTERISTICS CONDITIONS MIN TYP MAX UNIT
60 ° C, 200 LFM airflow 0 26
(1)
I
O
Output current A
25 ° C, natural convection 0 26
(1)
V
I
Input voltage range Over l
O
range 10.2 13.8 V
V
O
tol Set-point voltage tolerance ± 2
(2)
%V
O
Δ Reg
temp
Temperature variation – 40 ° C < T
A
< 85 ° C ± 0.5 %V
O
Δ Reg
line
Line regulation Over V
I
range ± 5 mV
Δ Reg
load
Load regulation Over I
O
range ± 5 mV
Δ Reg
tot
Total output variation Includes set-point, line, load, – 40 ° C ≤ T
A
≤ 85 ° C ± 3
(2)
%V
O
Δ V
adj
V
O
adjust range Over V
I
range 0.8 1.8 V
R
SET
= 130 Ω V
O
= 1.8 V 89%
R
SET
= 3.57 k Ω V
O
= 1.5 V 87%
η Efficiency I
O
= 18 A R
SET
= 12.1 k Ω V
O
= 1.2 V 85%
R
SET
= 32.4 k Ω V
O
= 1 V 83%
R
SET
= open cct V
O
= 0.8 V 80%
V
O
ripple (peak-to-peak) 20-MHz bandwidth 15 mV
PP
I
O
trip Overcurrent threshold Reset, followed by auto-recovery 50 A
t
tr
Recovery Time 50 µ S
1 A/ µ s load step,
Transient response
50 to 100% I
o
max, C
O
= 330 µ F
∆ V
tr
V
O
over/undershoot 150 mV
Margin up/down adjust ± 5 %
Margin control (pins 12 & 13)
Margin input current, Pin to GND -8
(3)
µ A
I
IL
track Track input current (pin 11) Pin to GND – 0.13
(4)
mA
dV
track
/dt Track slew rate capability C
O
≤ C
O
(max) 1 V/ms
V
I
increasing 9.5
UVLO Undervoltage lockout V
V
I
decreasing 8.5
Input high voltage (V
IH
) Referenced to GND 2.5 Open
(5)
Inhibit
V
control Input low voltage (V
IL
) Referenced to GND – 0.2 0.5
(pin4)
Input low current (I
IL
) Pin 4 to GND 0.5 mA
I
I
inh Input standby current Inhibit (pin 4) to GND, track (pin 11) V
I
10 mA
fs Switching frequency Over V
I
and I
O
ranges 475 575 675 kHz
C
I
External input capacitance 560
(6)
µ F
nonceramic 0 330
(7)
7150
(8)
Capacitance value µ F
External output
C
O
ceramic 0 300
capacitance
Equivalent series resistance (nonceramic) 4
(9)
m Ω
MTBF Reliability Bellcore TR-332, 50% stress, T
A
= 40 ° C, ground benign 3 10
6
Hr
(1) See SOA curves or consult factory for appropriate derating.
(2) The set-point voltage tolerance is affected by the tolerance and stability of R
SET
. The stated limit is unconditionally met if R
SET
has a
tolerance of 1%, with 100 ppm/ ° C (or better) temperature stability.
(3) A small, low-leakage ( < 100 nA) MOSFET is recommended to control this pin. The open-circuit voltage is less than 1 Vdc.
(4) A low-leakage ( < 100 nA), open-drain device, such as MOSFET or voltage supervisor IC, is recommended to control this pin.
(5) This control pin is pulled up to an internal 5-V source. To avoid risk of damage to the module, do not apply an external voltage greater
than 7 V. If it is left open-circuit, the module operates when input power is applied. A small, low-leakage ( < 100 nA) MOSFET or
open-drain/collector voltage supervisor IC is recommended for control. For further information, see the application information section.
(6) A 560 µ F electrolytic input capacitor, rated for a minimum of 500 mArms of ripple current is required for proper operation.
(7) An external output capacitor is not required for basic operation. Adding 330 µ F of distributed capacitance at the load improves the
transient response.
(8) This is the calculated maximum. The minimum ESR limitation often results in a lower value. See the application information section.
(9) This is the typical ESR for all the electrolytic (non-ceramic) ouput capacitance. Use 7 m Ω as the minimum when using max-ESR values
to calculate.
4 Submit Documentation Feedback Copyright © 2003 – 2008, Texas Instruments Incorporated
Product Folder Link(s): PTH12030W/L