Datasheet

ELECTRICAL CHARACTERISTICS
PTH08T240F
www.ti.com
............................................................................................................................................... SLTS277D DECEMBER 2006 REVISED MARCH 2009
PTH08T240F
T
A
= 25 ° C, V
I
= 5 V, V
O
= 1.0 V, C
I
= 220 µ F, C
O
= 1000 µ F, and I
O
= I
O
max (unless otherwise stated)
PARAMETER TEST CONDITIONS PTH08T240F UNIT
MIN TYP MAX
I
O
Output current Over V
O
range 25 ° C, natural convection 0 10 A
0.69V V
O
< 1.3V 4.5 14
(1)
V
I
Input voltage range Over I
O
range V
1.3V V
O
2.0 4.5 14
V
OADJ
Output voltage adjust range Over I
O
range 0.69 2.0 V
Set-point voltage tolerance ± 0.5 ± 1
(2)
%V
O
Temperature variation 40 ° C < T
A
< 85 ° C ± 0.3 %V
O
V
O
Line regulaltion Over V
I
range ± 3 mV
Load regulation Over I
O
range ± 2 mV
Total output variation Includes set-point, line, load, 40 ° C T
A
85 ° C ± 1.5
(2)
%V
O
R
SET
= 4.78 k , V
O
= 1.8 V 90%
R
SET
= 7.09 k , V
O
= 1.5 V 88%
η Efficiency I
O
= 10 A
R
SET
= 12.1 k , V
O
= 1.2 V 87%
R
SET
= 20.8 k , V
O
= 1.0 V 85%
V
O
Ripple (peak-to-peak) 20-MHz bandwidth 10
(1)
mV
PP
I
LIM
Overcurrent threshold Reset, followed by auto-recovery 20 A
t
tr
Recovery time 500 µ s
C
O
= 1000 µ F, Type C
R
TT
=open
2.5 A/ µ s load step
Δ V
tr
V
O
over/undershoot 25 mV
Transient response 0.5 A to 3.5 A step
t
trTT
Recovery time 800 µ s
V
O
= 0.9 V
C
O
= 2000 µ F, Type C
R
TT
=24.3 k
Δ V
trTT
V
O
over/undershoot 14 mV
I
IL
Track input current (pin 10) Pin to GND 130
(3)
µ A
dV
track
/dt Track slew rate capability C
O
C
O
(max) 1 V/ms
V
I
increasing, R
UVLO
= OPEN 4.3 4.45
Adjustable Under-voltage lockout
UVLO
ADJ
V
I
decreasing, R
UVLO
= OPEN 3.7 4.2 V
(pin 11)
Hysteresis, R
UVLO
52.3 k 0.5
Input high voltage (V
IH
) Open
(4)
V
Inhibit control (pin 11) Input low voltage (V
IL
) -0.2 0.8
Input low current (I
IL
), Pin 11 to GND -235 µ A
I
in
Input standby current Inhibit (pin 11) to GND, Track (pin 10) open 5 mA
f
s
Switching frequency Over V
I
and I
O
ranges, SmartSync (pin 1) to GND 260 300 340 kHz
f
SYNC
Synchronization frequency 240 400 kHz
V
SYNCH
SYNC High-Level Input Voltage 2 5.5 V
V
SYNCL
SYNC Low-Level Input Voltage 0.8 V
t
SYNC
SYNC Minimum Pulse Width 200 nSec
Nonceramic 220
(5)
C
I
External input capacitance µ F
Ceramic 22
(5)
Capacitance Value Nonceramic 1000
(6)
10000 µ F
C
O
External output capacitance
Capacitance × ESR product (C
O
× ESR) 1000 10000 µ F × m
MTBF Reliability Telcordia SR-332, 50% stress, T
A
= 40 ° C, ground benign 6.1
10
6
Hr
(1) For output voltages less than 1.3 V, the ripple may increase (up to 2 × ) when operating at input voltages greater than (V
O
× 11). See the
SmartSync section and the TurboTrans section of the datasheet for additional information.
(2) The set-point voltage tolerance is affected by the tolerance and stability of R
SET
. The stated limit is unconditionally met if R
SET
has a
tolerance of 1% with 100 ppm/ ° C or better temperature stability.
(3) A low-leakage ( < 100 nA), open-drain device, such as MOSFET or voltage supervisor IC, is recommended to control pin 10. The
open-circuit voltage is less than 8 V
dc
.
(4) This control pin has an internal pull-up. Do not place an external pull-up on this pin. If it is left open-circuit, the module operates when
input power is applied. A small, low-leakage ( < 100 nA) MOSFET is recommended for control. For additional information, see the related
application information section.
(5) A 220 µ F electrolytic input capacitor is required for proper operation. The electrolytic capacitor must be rated for a minimum of 500 mA
rms of ripple current. An additional 22- µ F ceramic input capacitor is recommended to reduce rms ripple current.
(6) 1000 µ F of external low-ESR output capacitance is required for basic operation. See the Capacitor Recommendation section and
TurboTrans Application Information section for more guidance.
Copyright © 2006 2009, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s): PTH08T240F