Datasheet

+
+
U1
U2
PTH05T210W
2, 6 5, 9
3, 4 7, 8
10
11
14 13
1
INH/UVLO
GND GND
Track TT
12
+
+
PTH04040W
2
4
6
12
15
9
1 3 5 10 13 16
11
14
19 20 18
V
I
7
8
UVLO Prog
Inhibit GND GND
Margin
Up
Margin
Down
Track
17
+5 V
GND
SENSEMR
CT
RESET
6
5
3
4
1
2
TPS3808G50
C3
4700 pF
U3
+Sense
V
O
−Sense
V
O
Adj
R
SET1
1.62 kΩ
C
O1
V
O1
= 3.3 V
C
I1
V
I
R
TRK#
50 Ω
R
TRK#
= 100 Ω/N
N = Number of track pins connected together
V
CC
C4
0.1 µF
C
O2
C
I2
V
O2
= 1.8 V
+Sense
V
O
−Sense
V
I
V
O
Adj
R
SET2
5.49 kΩ
PTH04040W
SLTS238C –SEPTEMBER 2005–REVISED JUNE 2010 www.ti.com
Figure 17. Sequenced Power Up and Power Down using Auto-Track
18 Submit Documentation Feedback Copyright © 2005–2010, Texas Instruments Incorporated
Product Folder Link(s): PTH04040W