Datasheet
13
NetU3_13
7
NetU3_7
3
NetU3_3
1
VPWR
19
CS_SOCKET
25
NetU3_25
9
NetU3_9
11
NetU3_11
5
DVDD_SOC
hole
hole
15
GND
17
RBIAS_SOC
21
SDI
27
NetU3_27
2
VPWR
1
NetC20_1
2
XFMRRETURN
23
NetU3_23
2
NetC20_1
1
GND
10
NetU3_10
4
GND
16
NetU3_16
22
SDO
26
VP_OTP_SOC
28
AVDD_SOC
1
GPIO2
1
LIN
1
RXD
1
GND
1
CS
1
OUTA
5
GND_UART
8
NetJ1_8
30
DAC_OUT
24
IO-10 (SLOW OSC)
26
IO-A
18
IO-7
20
IO-9__RX
14
IO-3
12
IO-1
4
GND
8
GND
6
GND
2
GND
8
NetU3_8
12
NetU3_12
14
NetU3_14
2
VREG_SOC
29
V_DVM_3
23
V_3.3_WORLD
25
V_DVM_1
19
V_5.0_WORLD
17
IO-6
11
IO-0
13
IO-2
5
IO-CS
7
IO-MOSI
3
IO-SCLK
1
IO-MISO
2
VPWR
1
NetJP1_1
1
GND
18
NetU3_18
20
SCLK
24
GND
1
VP_OTP_SOC
1
IN
1
XOUT
1
TXD
1
VPWR
1
DVDD
1
GND
1
LIM
1
GPIO1
1
CIN
1
VREG
1
XIN
1
V_LIN
1
GND
1
V_LIN
1
LIN
1
GND
1
SDI
1
RBIAS
1
VREF
1
OUTB
1
GND
2
PWR-IN
1
GND
1
GND_UART
1
5V
1
GND
3
OUTB
2
VREG
1
NetJP4_2
2
NetJP4_2
1
VREG
2
NetJP4_2
1
OUTA
1
TX_232
1
RX_232
5
NA_
4
GND
6
NetC20_1
4
NetJ1_4
1
NetJ1_1
2
TX_232
1
GND
9
NetJ1_9
6
NetJ1_6
16
IO-5
22
PWR-DWN
28
IO-B
6
NetU3_6
10
IO-8__TX
21
IO-OSC
15
IO-4
27
V_DVM_2
0
9
IO-11
1
XFMRRETURN
1
GND
2
NetC20_1
3
RX_232
7
NetJ1_7
1
SCLK
1
VP_OTP
1
TESTO_A
1
SDO
1
TESTO_D
1
AVDD
1
GND
1
VPWR
1
GND
11
NetJ1_11
1
NetC26_1
10
NetJ1_10
1
PWR-IN
1
GND
0
0
1
GND
2
LINRXD
1
IO-9__RX
2
IO-11
1
CS_SOCKET
2
LINTXD
1
IO-8__TX
2
IO-MOSI
1
SDI
2
IO-CS
1
CS
2
IO-MISO
1
SDO
2
IO-0
1
LINEN
2
IO-SCLK
1
SCLK
11
TXD
10
~INVALID
9
RXD
8
RX_232
7
NetC24_1
6
NetC25_2
2
NetC25_2
14
GND_UART
13
TX_232
12
GND_UART
5
NetC25_1
4
NetC23_2
3
NetC22_1
16
NetC26_1
1
GND_UART
1
NetC20_1
2
GND
2
LIM
3
NWAKE
2
LINEN
14
LIM
15
GND
11
TXD
12
CIN
18
TESTO_D
17
RBIAS
7
XOUT
8
GPIO1
9
GPIO2
22
SDO
21
SDI
20
SCLK
4
GND
5
DVDD
6
XIN
25
OUTA
24
GND
23
OUTB
1
VPWR
2
VREG
28
AVDD
27
VREF
6
LIN
7
V_LIN
4
LINTXD
1
LINRXD
10
RXD
13
IN
19
CS
16
TESTO_A
3
LIN
26
VP_OTP
5
GND
8
NetU1_8
3
OUTB
2
VREG
1
NetJP4_2
15
NetC26_1
2
NetC23_1
1
NetC25_1
6
NetC20_1
5
NA_
4
GND
1
VPWR
1
XFMRRETURN
2
GND_UART
1
NetC26_1
2
GND
13
NetU3_13
7
NetU3_7
3
NetU3_3
1
VPWR
19
CS_SOCKET
25
NetU3_25
9
NetU3_9
11
NetU3_11
5
DVDD_SOC
hole
hole
15
GND
17
RBIAS_SOC
21
SDI
27
NetU3_27
2
VPWR
1
NetC20_1
2
XFMRRETURN
23
NetU3_23
2
NetC20_1
1
GND
10
NetU3_10
4
GND
16
NetU3_16
22
SDO
26
VP_OTP_SOC
28
AVDD_SOC
1
GPIO2
1
LIN
1
RXD
1
GND
1
CS
1
OUTA
5
GND_UART
8
NetJ1_8
30
DAC_OUT
24
IO-10 (SLOW OSC)
26
IO-A
18
IO-7
20
IO-9__RX
14
IO-3
12
IO-1
4
GND
8
GND
6
GND
2
GND
8
NetU3_8
12
NetU3_12
14
NetU3_14
2
VREG_SOC
29
V_DVM_3
23
V_3.3_WORLD
25
V_DVM_1
19
V_5.0_WORLD
17
IO-6
11
IO-0
13
IO-2
5
IO-CS
7
IO-MOSI
3
IO-SCLK
1
IO-MISO
2
VPWR
1
NetJP1_1
1
GND
18
NetU3_18
20
SCLK
24
GND
1
VP_OTP_SOC
1
IN
1
XOUT
1
TXD
1
VPWR
1
DVDD
1
GND
1
LIM
1
GPIO1
1
CIN
1
VREG
1
XIN
1
V_LIN
1
GND
1
V_LIN
1
LIN
1
GND
1
SDI
1
RBIAS
1
VREF
1
OUTB
1
GND
2
PWR-IN
1
GND
1
GND_UART
1
5V
1
GND
3
OUTB
2
VREG
1
NetJP4_2
2
NetJP4_2
1
VREG
2
NetJP4_2
1
OUTA
1
TX_232
1
RX_232
5
NA_
4
GND
6
NetC20_1
4
NetJ1_4
1
NetJ1_1
2
TX_232
1
GND
9
NetJ1_9
6
NetJ1_6
16
IO-5
22
PWR-DWN
28
IO-B
6
NetU3_6
10
IO-8__TX
21
IO-OSC
15
IO-4
27
V_DVM_2
0
9
IO-11
1
XFMRRETURN
1
GND
2
NetC20_1
3
RX_232
7
NetJ1_7
1
SCLK
1
VP_OTP
1
TESTO_A
1
SDO
1
TESTO_D
1
AVDD
1
GND
1
VPWR
1
GND
11
NetJ1_11
1
NetC26_1
10
NetJ1_10
1
PWR-IN
1
GND
0
0
1
GND
1
5V
2
VPWR
1
XIN
1
VREG
2
GND
2
NetC26_1
2
GND
1
VREG_SOC
1
VPWR
2
GND
1
DVDD_SOC
2
VP_OTP
2
GND
2
GND
1
RBIAS_SOC
1
AVDD_SOC
2
GND
1
VP_OTP_SOC
1
NetD3_1
2
V_LIN
1
XOUT
1
VREG
2
GND
2
5V
1
TXD
2
GND_UART
1
NetC24_1
1
GND_UART
2
NetC23_2
2
GND_UART
1
NetC22_1
1
NetC23_1
1
5V
1
LIN
2
V_5.0_WORLD
1
PWR-DWN
1
NetD3_1
2
GND
2
GND
1
DVDD
2
GND
2
GND_UART
1
NetC26_1
2
GND_UART
1
NetC26_1
2
GND
1
VP_OTP_SOC
1
VP_OTP_SOC
2
GND
3
XOUT
2
GND
1
NWAKE
2
LINEN
1
5V
2
LINRXD
1
5V
2
LIN
2
GND
2
GND
1
CIN
2
LIM
1
IN
2
GND
1
RBIAS
2
GND
1
AVDD
2
GND
1
VPWR
2
GND
2
GND
1
V_LIN
1
VPWR
2
PWR-IN
1
XIN
4
NetX1_4
2
GND
1
VPWR
2
GND
1
VREG
2
GND
2
VP_OTP_SOC
1
VP_OTP_SOC
1
NetJP1_1
2
NetX1_2
1
VP_OTP
2
GND
PGA450-Q1 EVM Schematics and Layout Drawings
www.ti.com
Figure 18. PCB Layout, Bottom
Figure 19. PCB Layout, Top
24
PGA450-Q1 EVM User’s Guide SLDU007A–March 2012–Revised January 2013
Submit Documentation Feedback
Copyright © 2012–2013, Texas Instruments Incorporated