Datasheet


SBOS230A − MARCH 2002 − REVISED JUNE 2002
www.ti.com
7
Figure 1. PGA4311 Block Diagram.
If during normal operation the power supply voltage
drops below ±3.2V, the circuit enters a hardware MUTE
state. A power-up sequence will be initiated if the
power-supply voltage returns to greater than ±3.2V.
ANALOG INPUTS AND OUTPUTS
The PGA4311 includes four independent channels.
Each channel has a corresponding input and output pin.
The input and output pins are unbalanced, and refer-
enced to analog ground.
The input and output pins may swing within 1.25V of the
analog power supplies, V
A
+ and V
A
−. Given V
A
+ = +5V
and V
A
− = −5V, the maximum input or output voltage
range is 7.5Vp-p.
For optimal performance, it is best to drive the PGA4311
with a low source impedance. A source impedance of
600Ω or less is recommended. Source impedances up
to 2kΩ will cause minimal degradation of THD+N. Please
refer to the “THD+N vs Source Impedance” plot in the
Typical Characteristics section of the datasheet.