Datasheet

PGA308
SBOS440B –JULY 2008–REVISED DECEMBER 2010 www.ti.com
ELECTRICAL CHARACTERISTICS (continued)
Boldface limits apply over the specified temperature range, T
A
= –40°C to +125°C.
At T
A
= +25°C, V
S
= +5V, GND = 0V, D
OUT
/V
CLAMP
= +5V, and V
REF
= +5V, unless otherwise noted.
PGA308
PARAMETER CONDITIONS MIN TYP MAX UNIT
Coarse Offset Adjust
(RTI of Front-End PGA)
(6)
Range V
REF
= +5V –100 +100 mV
Resolution 7 bit + sign, V
REF
= +5V 1 mV
PSRR 2 mV/V
CMRR 1 mV/V
Drift Coarse Offset Adjust = 100mV 1.2 mV/°C
Fine Offset Adjust (Zero DAC)
Programming Range RTO of Front-End PGA –0.5V
REF
+0.5V
REF
V
Output Voltage Range 0.1 V
S
– 0.1 V
Resolution 65,536 steps, 16-bit DAC, V
REF
= +5V 76 mV
Integral Nonlinearity ±6 LSB
Differential Nonlinearity ±0.5 LSB
Gain Error ±0.5 %
Gain Error Drift ±4 ppm/°C
Offset ±4 mV
Offset Drift ±10 mV/°C
PSRR ±200 mV/V
Output Amplifier
Output Fine Gain Adjust (Gain DAC)
Range 0.33 1 V/V
Resolution 65,536 steps, 16-bit DAC 10 mV/V
Integral Nonlinearity ±6 LSB
Differential Nonlinearity ±0.5 LSB
Gain Error ±0.2 %
Gain Drift 3 ppm/°C
Output Amplifier
Offset Voltage (RTI of Output Amplifier)
(6)
±3 mV
vs Temperature ±5 mV/°C
vs Supply Voltage, V
S
±100 mV/V
Common-Mode Input Range 0 V
S
– 1.5 V
Input Bias Current ±100 pA
Amplifier Internal Gain
Gain Range Steps 2, 2.4, 3, 3.6, 4, 4.5, 6 2 6 V/V
Initial Gain Error ±0.05 ±0.25 %
vs Temperature ±1 ppm/°C
Output Voltage Range I
OUT
= 0.5mA
(7)
0.03 V
S
– 0.06 V
I
OUT
= 4mA
(7)
0.1 V
S
– 0.1 V
Output Short-Circuit Current I
SC
Sourcing/sinking 10 mA
Open-Loop Gain at 0.1Hz 106 dB
Gain-Bandwidth Product 2 MHz
Phase Margin Gain = 2, C
L
= 200pF 45 deg
Output Resistance R
O
AC small-signal, open-loop, f = 1MHz, I
OUT
= 0, see 500 Ω
Figure 28
(6) RTI = Referred-to-input.
(7) Unless limited by the over/under-scale setting, or V
CLAMP
pin.
4 Submit Documentation Feedback Copyright © 2008–2010, Texas Instruments Incorporated
Product Folder Link(s): PGA308