Datasheet
R
SW
R
AMP
R
F
R
I
Mux
Switch
C
CH
C
AMP
V
OUT
CHx
(Input)
V
REF
Break-Before-Make
PGA112 , , PGA113
PGA116 , PGA117
www.ti.com
............................................................................................................................................ SBOS424B – MARCH 2008 – REVISED SEPTEMBER 2008
ELECTRICAL CHARACTERISTICS: V
S
= AV
DD
= DV
DD
= +5V (continued)
Boldface limits apply over the specified temperature range, T
A
= – 40 ° C to +125 ° C.
At T
A
= +25 ° C, R
L
= 10k Ω //C
L
= 100pF connected to DV
DD
/2, and V
REF
= GND, unless otherwise noted.
PGA112, PGA113, PGA116, PGA117
PARAMETER CONDITIONS MIN TYP MAX UNIT
TEMPERATURE RANGE
Specified Range – 40 +125 ° C
Operating Range – 40 +125 ° C
Thermal Resistance θ
JA
MSOP-10 164 ° C/W
DIGITAL INPUTS (SCLK, CS, DIO, DIN)
Logic Low 0 0.3DV
DD
V
Input Leakage Current (SCLK and CS only) – 1 +1 µ A
Weak Pull-Down Current (DIO, DIN only) 10 µ A
Logic High 0.7DV
DD
DV
DD
V
Hysteresis 700 mV
DIGITAL OUTPUT (DIO, DOUT)
Logic High I
OH
= – 3mA (sourcing) DV
DD
– 0.4 DV
DD
V
Logic Low I
OL
= +3mA (sinking) GND GND + 0.4 V
CHANNEL AND GAIN TIMING
Channel Select Time 0.2 µ s
Gain Select Time 0.2 µ s
SHUTDOWN MODE TIMING
Enable Time 4.0 µ s
V
OUT
goes high-impedance, R
F
and R
I
remain connected
Disable Time 2.0 µ s
between V
OUT
and V
REF
POWER-ON-RESET (POR) TIMING
POR Power-Up Time DV
DD
≥ 2V 40 µ s
POR Power-Down Time DV
DD
≤ 1.5V 5 µ s
Table 1. Frequency Response versus Gain (C
L
= 100pF, R
L
= 10k Ω )
0.1% 0.01% 0.1% 0.01%
TYPICAL SLEW SLEW SETTLING SETTLING TYPICAL SLEW SLEW SETTLING SETTLING
– 3dB RATE- RATE- TIME: TIME: SCOPE – 3dB RATE- RATE- TIME: TIME:
BINARY FREQUENCY FALL RISE 4V
PP
4V
PP
GAIN FREQUENCY FALL RISE 4V
PP
4V
PP
GAIN (V/V) (MHz) (V/ µ s) (V/ µ s) ( µ s) ( µ s) (V/V) (MHz) (V/ µ s) (V/ µ s) ( µ s) ( µ s)
1 10 8 3 2 2.55 1 10 8 3 2 2.55
2 3.8 9 6.4 2 2.6 2 3.8 9 6.4 2 2.6
4 2 12.8 10.6 2 2.6 5 1.8 12.8 10.6 2 2.6
8 1.8 12.8 10.6 2 2.6 10 1.8 12.8 10.6 2.2 2.6
16 1.6 12.8 12.8 2.3 2.6 20 1.3 12.8 9.1 2.3 2.8
32 1.8 12.8 13.3 2.3 3 50 0.9 9.1 7.1 2.4 3.8
64 0.6 4 3.5 3 6 100 0.38 4 3.5 4.4 7
128 0.35 2.5 2.5 4.8 8 200 0.23 2.3 2 6.9 10
Figure 1. Equivalent Input Circuit
Copyright © 2008, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s): PGA112 PGA113 PGA116 PGA117