Datasheet
PGA112 , , PGA113
PGA116 , PGA117
SBOS424B – MARCH 2008 – REVISED SEPTEMBER 2008 ............................................................................................................................................
www.ti.com
ELECTRICAL CHARACTERISTICS: V
S
= AV
DD
= DV
DD
= +5V (continued)
Boldface limits apply over the specified temperature range, T
A
= – 40 ° C to +125 ° C.
At T
A
= +25 ° C, R
L
= 10k Ω //C
L
= 100pF connected to DV
DD
/2, and V
REF
= GND, unless otherwise noted.
PGA112, PGA113, PGA116, PGA117
PARAMETER CONDITIONS MIN TYP MAX UNIT
OUTPUT
Voltage Output Swing from Rail I
OUT
= ± 0.25mA, AV
DD
≥ DV
DD
(6)
GND + 0.05 DV
DD
– 0.05 V
I
OUT
= ± 5mA, AV
DD
≥ DV
DD
(6)
GND + 0.25 DV
DD
– 0.25 V
DC Output Nonlinearity V
OUT
= GND + 85mV to DV
DD
– 85mV
(7)
0.0015 %FSR
Short-Circuit Current I
SC
– 30/+60 mA
Capacitive Load Drive C
LOAD
See Typical Characteristics
NOISE
Input Voltage Noise Density e
n
f > 10kHz, C
L
= 100pF, V
S
= 5V 12 nV/ √ Hz
f > 10kHz, C
L
= 100pF, V
S
= 2.2V 22 nV/ √ Hz
Input Voltage Noise e
n
f = 0.1Hz to 10Hz, C
L
= 100pF, V
S
= 5V 0.362 µ V
PP
f = 0.1Hz to 10Hz, C
L
= 100pF, V
S
= 2.2V 0.736 µ V
PP
Input Current Density I
n
f = 10kHz, C
L
= 100pF 400 fA/ √ Hz
SLEW RATE
Slew Rate SR See Table 1 V/ µ s
SETTLING TIME
Settling Time t
S
See Table 1 µ s
FREQUENCY RESPONSE
Frequency Response See Table 1 MHz
THD + NOISE
G = 1, f = 1kHz, V
OUT
= 4V
PP
at 2.5V
DC
, C
L
= 100pF 0.003 %
G = 10, f = 1kHz, V
OUT
= 4V
PP
at 2.5V
DC
, C
L
= 100pF 0.005 %
G = 50, f = 1kHz, V
OUT
= 4V
PP
at 2.5V
DC
, C
L
= 100pF 0.03 %
G = 128, f = 1kHz, V
OUT
= 4V
PP
at 2.5V
DC
, C
L
= 100pF 0.08 %
G = 200, f = 1kHz, V
OUT
= 4V
PP
at 2.5V
DC
, C
L
= 100pF 0.1 %
G = 1, f = 20kHz, V
OUT
= 4V
PP
at 2.5V
DC
, C
L
= 100pF 0.02 %
G = 10, f = 20kHz, V
OUT
= 4V
PP
at 2.5V
DC
, C
L
= 100pF 0.01 %
G = 50, f = 20kHz, V
OUT
= 4V
PP
at 2.5V
DC
, C
L
= 100pF 0.03 %
G = 128, f = 20kHz, V
OUT
= 4V
PP
at 2.5V
DC
, C
L
= 100pF 0.08 %
G = 200, f = 20kHz, V
OUT
= 4V
PP
at 2.5V
DC
, C
L
= 100pF 0.11 %
POWER SUPPLY
Operating Voltage Range
(6)
AV
DD
2.2 5.5 V
DV
DD
2.2 5.5 V
Quiescent Current Analog I
QA
I
O
= 0, G = 1, V
OUT
= V
REF
0.33 0.45 mA
Over Temperature, – 40 ° C to +125 ° C 0.45 mA
I
O
= 0, G = 1, V
OUT
= V
REF
, SCLK at 10MHz,
Quiescent Current Digital
(8) (9) (10)
I
QD
0.75 1.2 mA
CS = Logic 0, DIO or DIN = Logic 0
I
O
= 0, G = 1, V
OUT
= V
REF
, SCLK at 10MHz,
Over Temperature, – 40 ° C to +125 ° C
(8) (9) (10)
1.2 mA
CS = Logic 0, DIO or DIN = Logic 0
Shutdown Current Analog + Digital
(8) (9)
I
SDA
+ I
SDD
I
O
= 0, V
OUT
= V
REF
, G = 1, SCLK Idle 4 µ A
I
O
= 0, V
OUT
= 0, G = 1, SCLK at 10MHz,
245 µ A
CS = Logic 0, DIO or DIN = Logic 0
POWER-ON RESET (POR)
Digital interface disabled and Command Register set to POR
POR Trip Voltage 1.6 V
values for DV
DD
< POR Trip Voltage
(6) When AV
DD
is less than DV
DD
, the output is clamped to AV
DD
+ 300mV.
(7) Measurement limited by noise in test equipment and test time.
(8) Does not include current into or out of the V
REF
pin. Internal R
F
and R
I
are always connected between V
OUT
and V
REF
.
(9) Digital logic levels: DIO or DIN = logic 0. 10 µ A internal pull-down current source.
(10) Includes current from op amp output structure.
4 Submit Documentation Feedback Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s): PGA112 PGA113 PGA116 PGA117