Datasheet

PCM9211
www.ti.com SBAS495 –JUNE 2010
Register 2Dh, INT1 Output Register
(Address: 2Dh, Read-Only)
DATA B7 B6 B5 B4 B3 B2 B1 B0
Reg Name OERROR1 ONPCM1 OEMPHF1 ODTSCD1 OCSRNW1 OPCRNW1 OFSCHG1 OADLVL1
Default Value N/A N/A N/A N/A N/A N/A N/A N/A
Memo
OERROR1: ERROR Port Output Status
0: No ERROR
1: Detect ERROR
This register setting follows the register setting of the ERROR factor.
ONPCM1: NPCM Port Output Status
0: PCM data
1: Non-PCM data
This register setting follows the register setting of non-PCM data identification.
OEMPHF1: Emphasis Flag in Channel Status
0: No emphasis
1: Emphasis
ODTSCD1: DTS-CD/LD Detection
0: No DTS-CD/LD
1: DTS-CD/LD
This register setting follows the register setting for DTS-CD/LD detection conditions.
OCSRNW1: Channel Status Data of Beginning 48-bit Renewal
0: Not detect renewal
1: Detect renewal
OPCRNW1:Burst Preamble P
C
Renewal
0: Not detect renewal
1: Detect renewal
OFSCHG1: Renewal Flag of f
S
Calculator Result
0: Not detect renewal
1: Detect renewal
OADLVL1: ADC Input Level Detection Status
0: Not detect the defined threshold input level
1: Detect the defined threshold input level
NOTE: The threshold input level is defined by Register 2Eh, ADLVLTH[1:0].
When this register is read, the INT1 output is cleared.
Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 75
Product Folder Link(s): PCM9211