Datasheet

PCM9211
SBAS495 –JUNE 2010 www.ti.com
Register 2Ah, INT0 Output Cause Mask Setting
(Address: 2Ah, Write and Read)
DATA B7 B6 B5 B4 B3 B2 B1 B0
Reg Name MERROR0 MNPCM0 MEMPHF0 MDTSCD0 MCSRNW0 MPCRNW0 MFSCHG0 RSV
Default Value 1 1 1 1 1 1 1 1
Memo
MERROR0: ERROR Port Output Status
0: Not masked
1: Masked (default)
MNPCM0: NPCM Port Output Status
0: Not masked
1: Masked (default)
This register setting follows the register setting of non-PCM data identification.
MEMPHF0: Emphasis Flag in Channel Status
0: Not masked
1: Masked (default)
MDTSCD0: DTS-CD/LD Sync Detection
0: Not masked
1: Masked (default)
This detection condition depends on the register setting for DTS-CD/LD detection conditions.
MCSRNW0: Channel Status Data of Beginning 48-bit Renewal
0: Not masked
1: Masked (default)
MPCRNW0: Burst Preamble P
C
Renewal
0: Not masked
1: Masked (default)
MFSCHG0: Renewal Flag of f
S
Calculator Result
0: Not masked
1: Masked (default)
72 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): PCM9211