Datasheet

PCM9211
SBAS495 –JUNE 2010 www.ti.com
Register 76h, MPIO_C1, MPIO_C0 Output Flag Select
(Address: 76h, Write and Read)
DATA B7 B6 B5 B4 B3 B2 B1 B0
Reg Name MPC1FLG3 MPC1FLG2 MPC1FLG1 MPC1FLG0 MPC0FLG3 MPC0FLG2 MPC0FLG1 MPC0FLG0
Default Value 0 0 0 0 0 0 0 0
Memo
MPC1FLG[3:0]: MPIO_C1 Pin, Flag Select
0000: CLKST (default)
0001: EMPH
0010: BPSYNC
0011: DTSCD
0100: PARITY
0101: LOCK
0110: VOUT
0111: UOUT
1000: COUT
1001: BFRAME
1010: FSOUT0
1011: FSOUT1
1100: FSOUT2
1101: FSOUT3
1110: INT0
1111: INT1
MPC0FLG[3:0]: MPIO_C0 Pin, Flag Select
0000: CLKST (default)
0001: EMPH
0010: BPSYNC
0011: DTSCD
0100: PARITY
0101: LOCK
0110: VOUT
0111: UOUT
1000: COUT
1001: BFRAME
1010: FSOUT0
1011: FSOUT1
1100: FSOUT2
1101: FSOUT3
1110: INT0
1111: INT1
These register settings are effective only at MPCSEL[2:0] = '011', MPC1SEL = '0', and MPC0SEL = '0'.
108 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): PCM9211