Datasheet

Internal Reset
I
2
S Clocks
SCK, BCK, LRCK
Internal Reset
4 ms
Reset Removal
2.8V
3.3V
AVDD, DVDD,
CPVDD
PCM510x
OUTL
OUTR
470
2.2nF
LINE
OUT
470
2. 2nF
Output voltage is
2 VRMS
With a 10 k Load
PCM5121, PCM5122
SLAS763A AUGUST 2012REVISED SEPTEMBER 2012
www.ti.com
Recommended Output Filter for the PCM512x
The diagram in Figure 22 shows the recommended output filter for the PCM512x. The new PCM512x next-
generation current segment architecture offers excellent out-of-band noise, making a traditional 20kHz low pass
filter a thing of the past.
The RC settings below offer a -3dB filter point at 153kHz (approx), giving the DAC the ability to reproduce
virtually all frequencies through to it’s maximum sampling rate of 384kHz.
Figure 22. Recommended Output Lowpass Filter for 10kΩ Operation
Reset and System Clock Functions
Power-On Reset Function
The PCM512x includes a power-on reset function shown in Figure 23. With V
DD
> 2.8V, the power-on reset
function is enabled. After the initialization period, the PCM512x is set to its default reset state.
Figure 23. Power-On Reset Timing, DVDD = 3.3V
The PCM512x includes a power-on reset function shown in Figure 24 operating at DVDD=1.8V. With AVDD
greater than approximately 2.8V, and PVDD greater than approximately 2.8V, and DVDD greater than
approximately 1.5V, the power-on reset function is enabled. After the initialization period, the PCM512x is set to
its default reset state.
20 Submit Documentation Feedback Copyright © 2012, Texas Instruments Incorporated
Product Folder Links: PCM5121 PCM5122