Datasheet
PCM5141, PCM5142
SLAS759A –AUGUST 2012–REVISED SEPTEMBER 2012
www.ti.com
Miscellaneous Coefficients
Table 40. Miscellaneous Coefficients
Coefficient Register Description
DRC_MB_1_DataBlock C175 (Pg 49, Reg 108, 109, 110, 111)
DRC_MB_1_CoeffBlock C176 (Pg 49, Reg 112, 113, 114, 115)
Volume_ZeroX_1_DataBlock C177 (Pg 49, Reg 116, 117, 118, 119)
Volume_ZeroX_1_CoeffBlock C178 (Pg 49, Reg 120, 121, 122, 123)
plus_one C179 (Pg 49, Reg 124, 125, 126, 127)
ADD_OF_filter_in_L C180 (Pg 50, Reg 8, 9, 10, 11)
ADD_OF_filter_in_R C181 (Pg 50, Reg 12, 13, 14, 15)
Analog Gain Control
Analog gain control can be selected between 2V
rms
FS (0dB) or 1V
rms
FS (-6dB). Gain is controlled via hardware
by the AGNS pin, and via software (SPI/I
2
C), Page 1, Register 2, D4(L-ch) / D0(R-ch).
Digital Volume Control
A basic digital volume control with range from 24 dB to -103 dB and mute is available on each channels by Page
0, Resister 61, D(7:0) for L-ch and Register 62, D(7:0) for R-ch. These volume controls all have 0.5 dB step
programmability over most gain and attenuation ranges. Table 41 lists the detailed gain versus programmed
setting for this basic volume control. Volume can be changed for both L-ch and R-ch at the same time or
independently by Page 0, Register 60, D(1:0). When D(1:0) set 00 (default), independent control is selected.
When D(1:0) set 01, R-ch accords with L-ch volume. When D(1:0) set 10, L-ch accords with R-ch volume. To set
D(1:0) to 11 is prohibited.
Table 41. Digital Volume Control Settings
Gain Gain
Binary Data Comments
Setting (dB)
0 0000-0000 24.0 Positive maximum
1 0000-0001 23.5
: : :
46 0010-1110 1.0
47 0010-1111 0.5
48 0011-0000 0.0 No attenuation (default)
49 0011-0001 - 0.5
50 0011-0010 - 1.0
51 0011-0011 - 1.5
: : :
253 1111-1101 - 102.5
254 1111-1110 - 103 Negative maximum
255 1111-1111 - ∞ Negative infinite (Mute)
Ramp-up frequency and ramp-down frequency can be controlled by Page 0, Register 63, D(7:6) and D(3:2) as
shown in Table 42. Also Ramp-up step and ramp-down step can be controlled by Page 0, Register 63 D(5:4) and
D(1:0) as shown in Table 43.
Table 42. Ramp Up or Down Frequency
Ramp up Ramp down
Every N f
S
Comments Every N f
S
Comments
speed frequency
00 1 Default 00 1 Default
01 2 01 2
10 4 10 4
62 Submit Documentation Feedback Copyright © 2012, Texas Instruments Incorporated
Product Folder Links: PCM5141 PCM5142