Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsData collecting ICsData acquisition IC - AD converter (ADC) Internal TQFP 48

 

  

PCM4222

FEATURES

APPLICATIONS

PCM4222

SBAS399A – OCTOBER 2006 – REVISED MARCH 2007

High-Performance, Two-Channel, 24-Bit, 216kHz Sampling

Multi-Bit Delta-Sigma Analog-to-Digital Converter

• Low Power Dissipation:

• Supports Linear PCM, 1-Bit Direct Stream – 305mW typical for 48kHz sampling rate

Digital (DSD), and Multi-Bit Modulator Output

– 330mW typical for 96kHz sampling rate

Data

– 340mW typical for 192kHz sampling rate

– Supports PCM Output Sampling Rates

• Linear Phase Digital Decimation Filtering

from 8kHz to 216kHz

– Select from Classic or Low Group Delay

– Choose from 64x or 128x Oversampled

Filter Responses

Output Rates for DSD

• Digital High-Pass Filtering Removes DC Offset

• Differential Voltage Inputs

– Left and Right Channel Filters May Be

• On-Chip Voltage Reference Improves Power

Disabled Independently

Supply Noise Rejection

• PCM Audio Serial Port Interface

• Dynamic Performance: Multi-Bit Modulator

– Master or Slave Mode Operation

Output with 6.144MHz Modulator Clock

– Supports Left-Justified, I

S™, and TDM

– 6-Bit Modulator Data

Data Formats

– Dynamic Range (–60dB input, A-weighted):

• PCM Output Word Length Reduction

124dB typical

• Overflow Indicators for the Left and Right

– Dynamic Range (–60dB input, 20kHz

Channels

Bandwidth): 122dB typical

• Analog Power Supply:

– Total Harmonic Distortion + Noise

+4.0V nominal

(–1dB input, 20kHz bandwidth): –108dB

• Digital Power Supply:

typical

+3.3V nominal

• Dynamic Performance: PCM Output with

• Power-Down Mode: 4mW typical

24-Bit Word Length

• Package: TQFP-48, RoHS compliant

– Dynamic Range (–60dB input, A-weighted):

123dB typical

– Dynamic Range (–60dB input, 20kHz

• Digital Audio Recorders and

bandwidth): 121dB typical

Mixing Desks

– Total Harmonic Distortion + Noise

• Digital Live Sound Consoles

(–1dB input, 20kHz bandwidth): –108dB

• Digital Audio Effects Processors

typical

• Surround Sound Encoders

• Dynamic Performance: DSD Output with

• Broadcast Studio Equipment

5.6448MHz bit rate

• Audio Test and Measurement

– Dynamic Range (–60dB input, 20kHz

• Sonar Systems

bandwidth): 121dB typical

• High-Performance Data Acquisition

– Total Harmonic Distortion + Noise

(–1dB input, 20kHz bandwidth): –108dB

typical

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Windows is a registered trademark of Microsoft.

I2S is a trademark of NXP Semiconductors.

All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (41 pages)

PAGE 1
PC M4 222 PCM4222 SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 High-Performance, Two-Channel, 24-Bit, 216kHz Sampling Multi-Bit Delta-Sigma Analog-to-Digital Converter FEATURES • • • • • • Supports Linear PCM, 1-Bit Direct Stream Digital (DSD), and Multi-Bit Modulator Output Data – Supports PCM Output Sampling Rates from 8kHz to 216kHz – Choose from 64x or 128x Oversampled Output Rates for DSD Differential Voltage Inputs On-Chip Voltage Reference Improves Power
PAGE 2
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 DESCRIPTION The PCM4222 is a high-performance, two-channel analog-to-digital (A/D) converter designed for use in professional audio applications. Offering outstanding dynamic performance, the PCM4222 supports 24-bit linear PCM, 1-bit Direct Stream Digital (DSD), and 6-bit modulator data outputs. The supported output formats make the PCM4222 ideal for digital audio recording and processing applications.
PAGE 3
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 ELECTRICAL CHARACTERISTICS: DIGITAL and DYNAMIC PERFORMANCE All specifications are at TA = +25°C, VCC1 = VCC2 = +4.0V and VDD = +3.3V unless otherwise noted. PCM4222 PARAMETER CONDITIONS MIN TYP MAX UNITS VDD V DIGITAL I/O CHARACTERISTICS (Applies to all digital I/O pins) High-level input voltage, VIH 0.7 × VDD Low-level input voltage, VIL 0 High-level input current, IIH 1 0.
PAGE 4
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 ELECTRICAL CHARACTERISTICS: DIGITAL and DYNAMIC PERFORMANCE (continued) All specifications are at TA = +25°C, VCC1 = VCC2 = +4.0V and VDD = +3.3V unless otherwise noted.
PAGE 5
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 ELECTRICAL CHARACTERISTICS: ANALOG INPUTS, OUTPUTS, AND DC ERROR All specifications are at TA = +25°C, VCC1 = VCC2 = +4.0V, and VDD = +3.3V, unless otherwise noted. PCM4222 PARAMETER ANALOG INPUTS Full-scale input range Input impedance CONDITIONS MIN TYP MAX UNITS Applies to VINL+, VINL–, VINR+, and VINR– Differential input 5.6 VPP Per input pin 2.8 VPP Per input pin 2.
PAGE 6
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 ELECTRICAL CHARACTERISTICS: AUDIO INTERFACE TIMING All specifications are at TA = +25°C, VCC1 = VCC2 = +4.0V, and VDD = +3.3V, unless otherwise noted. PCM4222 PARAMETER CONDITIONS MIN All data formats TYP MAX UNITS 4.62 125 µs 0.45 × tLRCKP 0.55 × tLRCKP µs 0.45 × tLRCKP 0.
PAGE 7
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 LRCK tBCKHL BCK tBCKHL tDO DATA Figure 1. Audio Serial Port Timing: Left-Justified and I2S Data Formats LRCK tBCKHL BCK tBCKHL tDO DATA Figure 2. Audio Serial Port Timing: TDM Data Formats tDSDCLKHL DSDCLK tDSDCLKHL DSDL tDSDO DSDR Figure 3. Direct Stream Digital (DSD) Output Timing WCKO tMCKIHL MCKI tMCKIHL tMODO MOD1 ... MOD6 Figure 4.
PAGE 8
PCM4222 www.ti.
PAGE 9
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 PIN DESCRIPTIONS (continued) NAME PIN NUMBER I/O DESCRIPTION DSDEN or MOD6 22 I/O DSD output enable input (active high), or modulator data output 6 (MSB) when MODEN = high. MODEN 23 Input Multi-bit modulator output enable (Active High) DSDMODE 24 Input DSD output mode/rate SUB1 or MCKO 25 I/O TDM active sub-frame selection input, or master clock output when MODEN = high.
PAGE 10
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 TYPICAL CHARACTERISTICS At TA = +25°C, VCC1 = VCC2 = +4.0V, and VDD = +3.3V, unless otherwise noted. FFT PLOT FFT PLOT 0 0 fS = 48kHz fIN = 997kHz, -60dB -20 -20 -40 Amplitude (dB) Amplitude (dB) -40 fS = 48kHz Idle Channel (no input) -60 -80 -100 -120 -60 -80 -100 -120 -140 -140 -160 -160 -180 -180 20 100 1k 10k 24k 20 100 1k Frequency (Hz) Figure 5. Figure 6.
PAGE 11
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 TYPICAL CHARACTERISTICS (continued) At TA = +25°C, VCC1 = VCC2 = +4.0V, and VDD = +3.3V, unless otherwise noted. FFT PLOT FFT PLOT 0 0 fS = 96kHz fIN = 997Hz, -60dB -20 -20 -40 Amplitude (dB) Amplitude (dB) -40 fS = 96kHz Idle Channel (no input) -60 -80 -100 -120 -60 -80 -100 -120 -140 -140 -160 -160 -180 -180 20 100 1k 10k 48k 20 100 Figure 11. Figure 12.
PAGE 12
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 TYPICAL CHARACTERISTICS (continued) At TA = +25°C, VCC1 = VCC2 = +4.0V, and VDD = +3.3V, unless otherwise noted. FFT PLOT FFT PLOT 0 -20 0 fS = 192kHz fIN = 997Hz, -60dB -20 -40 Amplitude (dB) Amplitude (dB) -40 fS = 192kHz Idle Channel (no input) -60 -80 -100 -120 -60 -80 -100 -120 -140 -140 -160 -160 -180 -180 20 100 1k 10k 96k 20 100 -70 Figure 17. Figure 18.
PAGE 13
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 TYPICAL CHARACTERISTICS (continued) At TA = +25°C, VCC1 = VCC2 = +4.0V, and VDD = +3.3V, unless otherwise noted. FREQUENCY RESPONSE (up to 20kHz) 0 0 fS = 48kHz Classic or Low Group Delay Response High-Pass Filter Enabled Input Amplitude = -1dB -0.2 -0.4 -0.4 -0.6 -0.8 -1.0 -1.2 -0.6 -0.8 -1.0 -1.2 -1.4 -1.4 -1.6 -1.6 -1.8 -1.8 -2.0 -2.0 20 0 100 1k 10k 20k 20 -0.
PAGE 14
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 TYPICAL CHARACTERISTICS (continued) At TA = +25°C, VCC1 = VCC2 = +4.0V, and VDD = +3.3V, unless otherwise noted. DIGITAL DECIMATION FILTER, CLASSIC RESPONSE Transition Band Detail DIGITAL DECIMATION FILTER, LOW GROUP DELAY RESPONSE Overall Frequency Response 0 0 -1 Amplitude (dB) Amplitude (dB) -50 -2 -3 -4 -100 -150 -5 -6 0.41 0.42 0.43 0.44 0.45 0.46 0.47 0.48 0.49 0.50 0.51 -200 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.
PAGE 15
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 TYPICAL CHARACTERISTICS (continued) At TA = +25°C, VCC1 = VCC2 = +4.0V, and VDD = +3.3V, unless otherwise noted. DIGITAL DECIMATION FILTER, LOW GROUP DELAY RESPONSE Transition Band Detail DIGITAL HIGH-PASS FILTER Passband Response 0 0.6 -0.5 0.4 -1.0 0.2 Amplitude (dB) -1.5 -2.0 -2.5 0 -0.2 -0.4 -3.0 -0.6 -3.5 -4.0 0.30 0.35 0.40 0.45 0.50 0.55 -0.8 -0.5 0.60 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.
PAGE 16
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 PRODUCT INFORMATION The PCM4222 is a two-channel, multi-bit delta-sigma (∆Σ) analog-to-digital (A/D) converter. The 6-bit outputs from the delta-sigma modulators are routed to the digital decimation filter, where the output of the filter provides linear PCM data. The linear PCM data are output at the audio serial port interface for connection to external processing and logic circuitry.
PAGE 17
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 PRODUCT INFORMATION (continued) ANALOG INPUTS The PCM4222 includes two analog inputs, referred to as the left and right channels. Each channel includes a pair of differential voltage input pins. The left channel inputs are named VINL– (pin 10) and VINL+ (pin 11), respectively. The right channel inputs are named VINR– (pin 2) and VINR+ (pin 3), respectively. Each pin of an input pair has a nominal full scale input of 2.8VPP.
PAGE 18
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 PRODUCT INFORMATION (continued) 100mF PCM4222 + 10-100nF 46 VREFR + AGND 47 REFGNDR 14 REFGNDL 10-100nF + 15 VREFL 100mF AGND + Figure 38. Recommended Reference Capacitor Connections and Values COMMON-MODE VOLTAGE OUTPUTS The PCM4222 includes two dc common-mode voltage outputs, VCOML (pin 13) and VCOMR (pin 48), which correspond to the left and right input channels, respectively.
PAGE 19
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 PRODUCT INFORMATION (continued) MASTER CLOCK INPUT The PCM4222 requires a master clock for operating the internal logic and modulator circuitry. The master clock is supplied from an external source, connected at the MCKI input (pin 35). Table 1 summarizes the requirements for various operating modes of the PCM4222. Referring to Table 1, the term fS refers to the PCM4222 PCM output sampling rate (that is, 48kHz, 96kHz, 192kHz, etc.).
PAGE 20
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 DISABLED STATES FOR THE PCM4222 AUDIO INTERFACES When a particular mode is disabled, the output data and clocks associated with that mode are driven low. The exception is when MODEN is driven low, disabling the multi-bit modulator output. For this case, the data and clock outputs associated with the modulator output are re-mapped to functions utilized for either PCM or DSD mode operation.
PAGE 21
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 Table 3. PCM Audio Data Format Selection FMT1 (pin 43) FMT0 (pin 44) AUDIO DATA FORMAT LO LO Left-Justified LO HI I2S HI LO TDM HI HI TDM with data delayed one BCK cycle from LRCK rising edge The LRCK clock rate should always be operated at the desired output sampling rate, or fS.
PAGE 22
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 Audio DSP or Interface PCM4222 LRCK Audio DSP or Interface PCM4222 LRCK FSYNC FSYNC BCK SCLK BCK SCLK DATA DATA DATA DATA MCKI MCLK MCKI MCLK Master Clock Master Clock (a) Slave Mode (S/M = HI) (b) Master Mode (S/M = LO) Figure 41.
PAGE 23
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 (a) All devices are Slaves. PCM4222 (sub-frame 0) Slave LO LO PCM4222 (sub-frame 1) Slave HI LO SUB0 SUB1 LO HI SUB0 SUB1 LRCK BCK DATA PCM4222 (sub-frame 2) Slave PCM4222 (sub-frame 3) Slave HI HI SUB0 SUB1 LRCK BCK DATA SUB0 SUB1 LRCK BCK DATA LRCK BCK DATA PCM4222 (sub-frame 2) Slave PCM4222 (sub-frame 3) Slave LRCK BCK DATA (b) One device is the Master while all other devices are Slaves.
PAGE 24
PCM4222 www.ti.
PAGE 25
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 Table 6. Digital High-Pass Filter Configuration HPFDR (pin 17) or HPFDL (pin 18) HIGH-PASS FILTER STATE LO Enabled for the corresponding channel HI Disabled for the corresponding channel PCM OUTPUT WORD LENGTH REDUCTION The PCM4222 is typically configured to output 24-bit linear PCM audio data. However, internal word length reduction circuitry may be utilized to reduce the 24-bit data to 20-, 18-, or 16-bit data.
PAGE 26
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 Table 9. DSD Output Rate Selection DSDMODE (pin 24) DSD OUTPUT RATE LO 64x Oversampled Data HI 128x Oversampled Data When driving capacitive loads greater than 30pF with the DSD data and clock outputs, it is recommended that external buffers be utilized to ensure data and clock integrity at the receiving device(s).
PAGE 27
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 8kHz £ fS £ 54kHz VINL+ Multi-Bit Delta-Signma Modultaor MCKI (256fS) 128fS WCKO (128fS) MOD1 VINL- MOD2 Output Port VINR+ Multi-Bit Delta-Signma Modultaor VINR- MOD3 MOD4 MOD5 128fS MOD6 MODEN WCKO MCKI MOD1 (LSB) L R L R L R L MOD2 L R L R L R L MOD3 L R L R L R L MOD4 L R L R L R L MOD5 L R L R L R L MOD6 (MSB) L R L R L R L Figure 47.
PAGE 28
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 Table 11.
PAGE 29
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 PCM4222PFB 1 2 Right Channel Analog Input 3 100mF + 100nF 4 +4.
PAGE 30
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 PCM4222PFB 1 2 Right Channel Analog Input 3 100mF + 100nF 4 5 +4.0V 6 7 100nF 8 100mF 9 + 10 Left Channel Analog Input 11 12 100nF to 1mF 13 14 100nF 15 + +3.3V 16 17 100mF 18 External Digital Filtering and Processing 19 20 21 22 +3.
PAGE 31
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 270W (0.1%) 1nF -15V 10nF-100nF Full-Scale: 11.76VPP Differential typical with RS = 40W 6 7 Analog Input 560W (0.1%) 8 EN 2 3 560W (0.1%) 5 OPA1632DGN 1 VOCM G 40.2W (1%) VINL- or VINR40.2W (1%) 2.7nF 4 VINL+ or VINR+ 2 1 3 R 10nF-100nF 100nF From Buffered VCOM T S Ground Lift Switch +15V 1nF 270W (0.1%) Figure 50.
PAGE 32
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 270W 1nF C1 INPUT+ 560W 40.2W + VINL- or VINR- U1 VCOML or VCOMR 100nF 2.7nF 40.2W C2 INPUT- VINL+ or VINR+ U2 560W + 1nF 270W U1, U2 = NE5534A, OPA227, or similar C1 and C2 provide ac coupling. They may be removed if the dc offset from the preceeding circuit is negligible. Figure 51. Alternative Buffer Circuit Using Standard Op Amps 1.5kW 1nF 40.2W C1 INPUT+ R1W VINL+ or VINR+ U1 + 10kW 2.7nF 10kW C2 INPUT- R2W 40.
PAGE 33
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 IINTERFACING TO DIGITAL AUDIO TRANSMITTERS (AES3, IEC60958-3, and S/PDIF) The serial output of audio analog-to-digital converters are often times interfaced to transmitter devices that encode the serial output data to either the AES3 or IEC60958-3 (or S/PDIF) interface formats. Texas Instruments manufactures several devices that perform this encoding, including the DIT4192, DIX4192, SRC4382, and SRC4392.
PAGE 34
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 DIX4192 or SRC4392 PCM4222 BCK BCKA LRCK LRCKA DATA SDINA MCKI MCLK Divided by 2 512fS (Normal) 256fS (Double Speed) 128fS (Quad Speed) Master Clock VDDPCM4222 = VIODIX4192 or SRC4392. Audio data format if I2S or Left Justified. Interface supports ADC Slave or Master configurations, depending on DIX4192, SRC4382, or SRC4392 register setup. Figure 54. Interfacing the PCM4222 to a DIT4192, SRC4382, or SRC4392 Table 12.
PAGE 35
PCM4222 www.ti.com SBAS399A – OCTOBER 2006 – REVISED MARCH 2007 The DIT channel status (C) and user (U) data bits in register page 2 may be programmed after the DIT block has powered up. To program these bits, disable buffer transfers by setting the BTD bit in control register 0x08 to '1'. Then, select register page 2 using register address 0x7F. You can now load the necessary C and U data registers for the intended application by writing the corresponding data buffer addresses.
PAGE 36
PACKAGE OPTION ADDENDUM www.ti.
PAGE 37
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device PCM4222PFBR Package Package Pins Type Drawing TQFP PFB 48 SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 1000 330.0 16.4 Pack Materials-Page 1 9.6 B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 9.6 1.5 12.0 16.
PAGE 38
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) PCM4222PFBR TQFP PFB 48 1000 367.0 367.0 38.
PAGE 39
MECHANICAL DATA MTQF019A – JANUARY 1995 – REVISED JANUARY 1998 PFB (S-PQFP-G48) PLASTIC QUAD FLATPACK 0,27 0,17 0,50 36 0,08 M 25 37 24 48 13 0,13 NOM 1 12 5,50 TYP 7,20 SQ 6,80 9,20 SQ 8,80 Gage Plane 0,25 0,05 MIN 0°– 7° 1,05 0,95 Seating Plane 0,75 0,45 0,08 1,20 MAX 4073176 / B 10/96 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C.
PAGE 40
PAGE 41
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.