Datasheet

$%
SBAS327A − JUNE 2004 − REVISED SEPTEMBER 2004
www.ti.com
21
LRCK
BCK
SDOUT1
SDOUT2
t
BCKDO
t
BCKP
t
BCKHL
t
LRCKHL
t
LRCKP
t
LRCKHL
PARAMETER DESCRIPTION MIN MAX UNITS
5
µ
s
2.25
µ
s
78 ns
35 ns
ns10
LRCK Period
LRCK High/Low Time
BCK Period
BCK High/Low Time
SDOUT Data Output Delay from BCK Falling Edge
t
LRCKP
t
LRCKHL
t
BCKP
t
BCKHL
t
BCKDO
Figure 8. Master and Slave Mode Audio Serial Port Timing: Left-Justified, Right-Justified, and Philips I
2
S
LRCK
BCK
SDOUT1
t
BCKDO
t
BCKHL
t
BCKP
t
LRCKPW
One Frame 1/f
S
PARAMETER DESCRIPTION MIN MAX UNITS
t
BCKP
µ
s
39 ns
17.5 ns
ns10
LRCK Period Width 1/f
S
−t
BCKP
BCK Period
BCK High/Low Time
SDOUT Data Output Delay from BCK Falling Edge
t
LRCKPW
t
BCKP
t
BCKHL
t
BCKDO
Figure 9. Slave Mode Audio Serial Port Timing: Time Division Multiplexed (TDM) Formats