Datasheet

$%
SBAS291C − AUGUST 2003 − REVISED DECEMBER 2004
www.ti.com
13
PRODUCT OVERVIEW
The PCM4104 is a high-performance, four-channel D/A
converter designed for professional audio systems. The
PCM4104 supports 16- to 24-bit linear PCM input data and
sampling frequencies up to 216kHz. The PCM4104
utilizes an 8x oversampling digital interpolation filter,
followed by a multi-level delta-sigma modulator with a
single pole switched capacitor output filter. This
architecture provides excellent dynamic and sonic
performance, as well as high tolerance to clock phase
jitter. Functional block diagrams, showing both
Standalone and Software modes, are shown in Figure 1
and Figure 2.
The PCM4104 incorporates a flexible audio serial port,
which accepts 16- to 24-bit PCM audio data in both
standard audio formats (Left Justified, Right Justified, and
Philips I
2
S) and TDM data formats. The TDM formats are
especially useful for interfacing to the synchronous serial
ports of digital signal processors. The TDM formats
support daisy-chaining of two PCM4104 devices on a
single three-wire serial interface (for sampling frequencies
up to 108kHz), forming a high-performance eight-channel
D/A conversion system.
The PCM4104 offers two modes for configuration control:
Software and Standalone. Software mode makes use of a
four-wire SPI port to access internal control registers,
allowing configuration of the full PCM4104 feature set.
Standalone mode offers a more limited subset of the
functions available in Software mode, while allowing for a
simplified pin-programmed configuration mode.
Digital
Filtering
and
Functions
Audio
Serial
Port
Control
V
REF
1+
V
OUT
1+
V
OUT
1
−
V
REF
1
−
V
REF
2+
V
OUT
2+
V
OUT
2
−
V
REF
2
−
V
COM
1
V
REF
3+
V
OUT
3+
V
OUT
3
−
V
REF
3
−
V
REF
4+
V
OUT
4+
V
OUT
4
−
V
REF
4
−
V
COM
2
Digital
Power
Analog
Power
System Clock
and
Timing
V
CC
1
AGND1
V
CC2
1
AGND2
V
DD
DGND
D/AConverter
and
Output Filter
D/AConverter
and
Output Filter
D/AConverter
and
Output Filter
D/AConverter
and
Output Filter
LRCK
BCK
DATA0
DATA1
SCKI
RST
MUTE
DEM0
DEM1
SUB
FMT0
FMT1
FMT2
FS0
FS1
MODE
Figure 1. Functional Block Diagram for Standalone Mode