Datasheet

LRCKAD/DA
Ch1(Dx1)orCh3(Dx2)
Ch5(Dx3)orCh7(DIN4)
0
0
1
1
2
2
21
21
22
22
23
23
0
0
1
1
2
2
21
21
22
22
23
23
MSB
MSB
MSB
MSB
LSB
LSB
LSB
LSB
Ch2(Dx1)orCh4(Dx2)
Ch6(Dx3)orCh8(DIN4)
BCKAD/DA
DIN1/2/3/4
DOUT1/2/3
LRCKAD/DA
23
22 2 1
0
2 1
0
21
23
22 21
LSB
LSB
MSB
MSB
23 23
23
22 2 1
0
2 1
0
21
23
22 21
LSB
LSB
MSB
MSB
Ch2(Dx1)orCh4(Dx2)
Ch6(Dx3)orCh8(DIN4)
Ch1(Dx1)orCh3(Dx2)
Ch5(Dx3)orCh7(DIN4)
BCKAD/DA
DIN1/2/3/4
DOUT1/2/3
LRCKAD/DA
Ch2(Dx1)orCh4(Cx2)
Ch6(Dx3)orCh8(DIN4)
23 22 21 2 1 0
23 22 21 2 1 0
LSB
LSB
MSB
MSB
23 22 21 2 1 0
23 22 21 2 1 0
LSB
LSB
MSB
MSB
0
0
Ch1(Dx1)orCh3(Cx2)
Ch5(Dx3)orCh7(DIN4)
BCKAD/DA
DIN1/2/3/4
DOUT1/2/3
PCM3168A
PCM3168A-Q1
SBAS452 – SEPTEMBER 2008 ......................................................................................................................................................................................... www.ti.com
Table 8. Audio Data Interface Formats and Sampling Rate, Bit Clock, and System Clock Restrictions
CONTROL MAX LRCK
MODE FORMAT I/F MODE DATA BITS FREQUENCY (f
S
) SCKI RATE (xf
S
) BCK RATE (xf
S
) APPLICABLE PINS
24 64, 48 (slave)
(1)
I
2
S/Left-Justified
64, 48 (slave)
(1)
,
Right-Justified 24, 16 96 kHz (ADC) 256 to 768 (ADC) DOUT1/2/3
32 (slave, 16 bit)
(1)
192 kHz (DAC) 128 to 768 (DAC) DIN1/2/3/4
Master/Slave
I
2
S/Left-Justified
24 64
DSP
Software
control
24 48 kHz 256, 512 256 DOUT1, DIN1
I
2
S/ Left-Justified
TDM
24 96 kHz 128 (DAC)
(2)
, 256 128 DOUT1/2, DIN1/2
High-Speed 24 96 kHz 256 256 DIN1
Slave and
I
2
S/Left-Justified
DAC Only
(3)
24 192 kHz 128 128 DIN1/2
TDM
96 kHz (ADC) 256 to 768 (ADC) DOUT1/2/3
24 64, 48 (slave)
(1)
I
2
S
192 kHz (DAC) 128 to 768 (DAC) DIN1/2/3/4
Hardware Master
control (ADC), Slave 24 48 kHz 512 256 DOUT1, DIN1
I
2
S TDM
24 96 kHz 256 128 DOUT1/2, DIN1/2
(1) BCK = 48 f
S
, 32 f
S
is supported only in slave mode; BCK = 32 f
S
is supported only for 16-bit data length.
(2) SCKI = 128 f
S
is supported only for DAC.
(3) High-Speed I
2
S/Left-Justified TDM format is supported only for DAC operation in slave mode.
Figure 35. Audio Data Format: 24-Bit I
2
S
Figure 36. Audio Data Format: 24-Bit Left-Justified
Figure 37. Audio Data Format: 24-Bit Right-Justified
24 Submit Documentation Feedback Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s): PCM3168A PCM3168A-Q1