Datasheet

WCLK
BCLK
DOUT
DIN
t (WS)
d
t (DO-WS)
d
t (DO-BCLK)
d
t (DI)
S
t (DI)
h
I2S/LJF TiminginMasterMode
PCM3070
SLAS724 – FEBRUARY 2011 www.ti.com
Interface Timing
Typical Timing Characteristics — Audio Data Serial Interface Timing (I
2
S)
All specifications at 25°C, DVdd = 1.8V
Figure 3. I
2
S/LJF/RJF Timing in Master Mode
Table 2. I
2
S/LJF/RJF Timing in Master Mode (see Figure 3)
PARAMETER IOVDD=1.8V IOVDD=3.3V UNITS
MIN MAX MIN MAX
t
d
(WS) WCLK delay 30 20 ns
t
d
(DO-WS) WCLK to DOUT delay (For LJF Mode only) 20 20 ns
t
d
(DO-BCLK) BCLK to DOUT delay 22 20 ns
t
s
(DI) DIN setup 8 8 ns
t
h
(DI) DIN hold 8 8 ns
t
r
Rise time 24 12 ns
t
f
Fall time 24 12 ns
14 Submit Documentation Feedback © 2011, Texas Instruments Incorporated
Product Folder Link(s): PCM3070