Datasheet

www.ti.com
AIN2L
AIN1L
AIN1R
AIN2R
MS/ADRMC/SCLMD/SDA MODE
Serial Interface (SPI/I C)
2
AGNDDGND
V
COM
MICB
B0231-01
MUX1
V
IO
V
DD
V
CC
MCB
Mic Bias
COM
PG1
0/+12/+20dB
0/+12/+20dB
Power On
Reset
Power Up/Down
Manager
D2S
MU
X3
MUX
2
MU
X4
PG2
COM
V
COM
Module That Can Be Powered Up/Down
SCKI
Audio Interface
ADL
PG3
PG4
+30to –12dB
+30to –12dB
Clock
Manager
ADR
BCKDOUT LRCK
DS
ADC
DS
ADC
Digital
Filter
Digital
Filter
Mute
ATR
AOL PGINL TEST
AOR PGINR
PCM1870
SLAS544A – MAY 2007 – REVISED SEPTEMBER 2007
FUNCTIONAL BLOCK DIAGRAM
6 Submit Documentation Feedback Copyright © 2007, Texas Instruments Incorporated
Product Folder Link(s): PCM1870