Datasheet
www.ti.com
T0011-05
t
(DL)
t
(BCY)
t
(SCY)
t
(DS)
LRCK(Output)
50%ofV
IO
50%ofV
IO
50%ofV
IO
50%ofV
IO
SCKI
BCK(Output)
DOUT
t
(DH)
t
w(BCH)
t
w(BCL)
t
(DB)
t
(DB)
PCM1870
SLAS544A – MAY 2007 – REVISED SEPTEMBER 2007
PARAMETERS SYMBOL MIN MAX UNIT
SCKI pulse cycle time t
(SCY)
1/(256f
S
)
(1)
LRCK edge from SCKI rising edge t
(DL)
5 140 ns
BCK edge from SCKI rising edge t
(DB)
5 140 ns
BCK pulse cycle time t
(BCY)
1/(64f
S
)
(1)
BCK high-level time t
w(BCH)
146 ns
BCK low-level time t
w(BCL)
146 ns
DOUT setup time t
(DS)
10 ns
DOUT hold time t
(DH)
10 ns
(1) f
S
is up to 48 kHz. f
S
is the sampling frequency
Figure 15. Audio Interface Timing (Master Mode)
Copyright © 2007, Texas Instruments Incorporated Submit Documentation Feedback 17
Product Folder Link(s): PCM1870