Datasheet

www.ti.com
ELECTRICAL CHARACTERISTICS (continued)
PCM1850A
PCM1851A
SLES173 MARCH 2006
All specifications at T
A
= 25 ° C, V
CC
= 5 V, V
DD
= 3.3 V, master mode, f
S
= 48 kHz, system clock = 256 f
S
, 24-bit data (unless
otherwise noted)
PCM1850APJT, PCM1851APJT
PARAMETER TEST CONDITIONS UNIT
MIN TYP MAX
INPUT LOGIC
V
IH
(1)
2 V
DD
V
IL
(1)
0 0.8
Input logic level VDC
V
IH
(2) (3)
2 5.5
V
IL
(2) (3)
0 0.8
I
IH
(2)
V
IN
= V
DD
± 10
I
IL
(2)
V
IN
= 0 ± 10
Input logic current µ A
I
IH
(1) (3)
V
IN
= V
DD
65 100
I
IL
(1) (3)
V
IN
= 0 ± 10
OUTPUT LOGIC
V
OH
(4)
I
OUT
= –4 mA 2.8
Output logic level VDC
V
OL
(4) (5)
I
OUT
= 4 mA 0.5
AFE MULTPLEXER
Input channels 6
Input level for full scale 2 2.4 Vrms
Center voltage (V
REF
1) Selected channel 0.5 V
CC
V
Center voltage (V
REF
S) Unselected channel 0.5 V
CC
V
Selected channel 50 169
Input impedance k
Unselected channel 50 57
AFE PGA
Gain range –11 0 11 dB
Gain step 0.5 dB
Monotonicity Specified
Antialiasing filter frequency 300 kHz
–3 dB, PGA gain = –5.5 dB
response
MONITOR OUTPUT
Output level for full scale AC-coupled, >10 k 0.6 V
CC
Vp-p
Output load AC-coupled 10 k
THD+N
(6) (7)
AC-coupled, 10 k , 3 Vp-p output 0.0016%
S/N Signal-to-noise ratio
(6) (7)
AC-coupled, 10 k 104 dB
Gain error
(6) (7)
AC-coupled, 10 k –3 % of FSR
Center voltage 0.5 V
CC
V
ADC
Resolution 24 bits
Full-scale input voltage 0.6 V
CC
Vp-p
(1) Pins 1, 2: LRCK, BCK (In slave mode, Schmitt-trigger input, with 50-k typical pulldown resistor)
(2) Pins 7, 31, 32: SCKI, MC/SCL (PCM1850A/1851A), MD/SDA (PCM1850A/1851A) (Schmitt-trigger input, 5-V tolerant)
(3) Pins 8–10, 30: TEST0, TEST1, RST, MS/ADR (PCM1850A/1851A) (Schmitt-trigger input, with 50-k typical pulldown resistor, 5-V
tolerant)
(4) Pins 1–4: LRCK, BCK (in master mode), DOUT, OVER
(5) Pin 32: SDA (PCM1851A) (open-drain LOW output)
(6) Analog performance specifications are tested with the System Two™ audio measurement system by Audio Precision™, using a 400-Hz
HPF and 20-kHz LPF in the RMS mode at f
IN
= 1 kHz.
(7) Reference level (0 dB) is specified as 2-V rms input on V
IN
L[1:6] and V
IN
R[1:6] pins with PGA gain of –5.5 dB.
6
Submit Documentation Feedback