Datasheet

www.ti.com
INTERFACE TIMING
BCK
LRCK
DOUT
t
(BCKH)
t
(BCKL)
t
(LRHD)
t
(LRCP)
t
(LRSU)
t
(BCKP)
t
(CKDO)
t
(LRDO)
1.4 V
1.4 V
0.5 V
DD
T0017-02
PCM1803A
SLES142A – JUNE 2005 – REVISED AUGUST 2006
Figure 20 illustrates the interface timing in slave mode; Figure 21 and Figure 22 illustrate the interface timing in
master mode.
SYMBOL PARAMETER MIN TYP MAX UNIT
t
(BCKP)
BCK period 1/(64 f
S
) ns
t
(BCKH)
BCK pulse duration, HIGH 1.5 × t
(SCKI)
ns
t
(BCKL)
BCK pulse duration, LOW 1.5 × t
(SCKI)
ns
t
(LRSU)
LRCK setup time to BCK rising edge 40 ns
t
(LRHD)
LRCK hold time to BCK rising edge 20 ns
t
(LRCP)
LRCK period 10 µ s
t
(CKDO)
Delay time, BCK falling edge to DOUT valid –10 40 ns
t
(LRDO)
Delay time, LRCK edge to DOUT valid –10 40 ns
t
r
Rising time of all signals 20 ns
t
f
Falling time of all signals 20 ns
NOTE: Timing measurement reference level is 1.4 V for input and 0.5 V
DD
for output. Rising and falling time is measured
from 10% to 90% of IN/OUT signal swing. Load capacitance of DOUT is 20 pF. t
(SCKI)
means SCKI period time.
Figure 20. Audio Data Interface Timing (Slave Mode: LRCK and BCK Work as Inputs)
14
Submit Documentation Feedback