Datasheet


SLES100A − DECEMBER 2003 − REVISED NOVEMBER 2006
www.ti.com
52
9 Packets y 32 Bits
LRCK
BCK
DI
CMD Don’t Care
DCI1
DCO1
DID = 1
DCI2
DCO2
DID = 2
DCI3
DCO3
DID = 3
DCI4
DCO4
DID = 4
IN Daisy Chain
CMDCh1 Ch2 Ch3 Ch4 Ch5 Ch6 Ch7 Ch8
1/f
S
(384 BCK Clocks)
Figure 60. DCO Output Timing of TDMCA Mode Operation
14 BCK Delay
2 BCK Delay
DID = 1
DID = 2
DID = 8
Don’t CareCMD Ch1 Ch16 CMDCh2 Ch15
5 Packets × 32 Bits
1/f
S
(256 BCK Clocks)
DCI
DCO
DCI
DCO
DCI
DCO
LRCK
BCK
DI
•
•
•
•
•
•
•
•
•
Figure 61. DCO Output Timing With Skip Operation