Datasheet

Register 18
R/W
0 0
1
0 0 1
0
ATLD
FMT2 FMT1
FMT0
DMF1
DMF0 DME
MUTE
B15
B14 B13
B12
B11 B10 B9
B8
B7
B6 B5
B4
B3
B2 B1
B0
PCM1795
www.ti.com ........................................................................................................................................................................................................ SLES248 – MAY 2009
Table 10. Attenuation Levels
ATx[7:0] DECIMAL VALUE ATTENUATION LEVEL SETTING
1111 1111b 255 0 dB, no attenuation (default)
1111 1110b 254 – 0.5 dB
1111 1101b 253 – 1.0 dB
— — —
0001 0000b 16 – 119.5 dB
0000 1111b 15 – 120.0 dB
0000 1110b 14 Mute
— — —
0000 0000b 0 Mute
R/ W: Read/Write Mode Select
When R/ W = 0, a write operation is performed.
When R/ W = 1, a read operation is performed.
Default value: 0
ATLD: Attenuation Load Control
This bit is available for read and write.
Default value: 0
ATLD Attenuation Control Setting
ATLD = 0 Attenuation control disabled (default)
ATLD = 1 Attenuation control enabled
The ATLD bit is used to enable loading of the attenuation data contained in registers 16 and 17. When ATLD =
0, the attenuation settings remain at the previously programmed levels, ignoring new data loaded from registers
16 and 17. When ATLD = 1, attenuation data written to registers 16 and 17 is loaded normally.
FMT[2:0]: Audio Interface Data Format
These bits are available for read and write.
Default value: 101
FMT[2:0] Audio Data Format Selection
000 16-bit standard format, right-justified data, BCK ≥ x32 f
S
001 32-bit standard format, right-justified data, BCK ≥ x64 f
S
010 24-bit standard format, right-justified data, BCK ≥ x48 f
S
011 24-bit MSB-first, left-justified format data, BCK ≥ x48 f
S
100 32-bit I
2
S format data, BCK ≥ x64 f
S
101 24-bit I
2
S format data (default), BCK ≥ x48 f
S
110 Reserved
111 Reserved
Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 29
Product Folder Link(s): PCM1795