Datasheet

PCM1789
SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009 .............................................................................................................................................. www.ti.com
DEC HEX B7 B6 B5 B4 B3 B2 B1 B0
18 12 RSV RSV RSV OPEDA RSV RSV RSV FLT
RSV Reserved
Reserved; do not use.
OPEDA Operation control
This bit controls the DAC operation mode. In operation disable mode, the DAC output is cut off
from DIN and the internal DAC data are reset. If PSMDA = 1, the DAC output is forced into
VCOM. If PSMDA = 0, the DAC output is forced into AGND and the DAC goes into a
power-down state. For normal operating mode, this bit must be '0'. The serial mode control is
effective during operation disable mode.
Default value: 0.
OPEDA Operation control
0 Normal operation
1 Operation disable with or without power save
FLT Digital filter roll-off control
This bit allows users to select the digital filter roll-off that is best suited to their applications. Sharp
and slow filter roll-off selections are available. The filter responses for these selections are shown
in the Typical Characteristics sections of this data sheet.
Default value: 0.
FLT Digital filter roll-off control
0 Sharp roll-off
1 Slow roll-off
DEC HEX B7 B6 B5 B4 B3 B2 B1 B0
19 13 RSV RSV RSV RSV RSV RSV REVDA2 REVDA1
RSV Reserved
Reserved; do not use.
REVDA[2:1] Output phase selection
These bits are used to control the phase of the DAC analog signal outputs.
Default value: 00.
REVDA Output phase selection
x0 Left channel normal output
x1 Left channel inverted output
0x Right channel normal output
1x Right channel inverted output
28 Submit Documentation Feedback Copyright © 2008 – 2009, Texas Instruments Incorporated
Product Folder Link(s): PCM1789