Datasheet

4−6
4.11 BIST Register
Because the controller does not support a built-in self-test (BIST), this register returns the value of 00h when read.
Bit 7 6 5 4 3 2 1 0
Default 0 0 0 0 0 0 0 0
Register: BIST
Offset: 0Fh
Type: Read-only
Default: 00h
4.12 CardBus Socket/ExCA Base-Address Register
The CardBus socket/ExCA base-address register is programmed with a base address referencing the CardBus
socket registers and the memory-mapped ExCA register set. Bits 31−12 are read/write and allow the base address
to be located anywhere in the 32-bit PCI memory address space on a 4-Kbyte boundary. Bits 11−0 are read-only,
returning 000h when read. When software writes FFFF FFFFh to this register, the value read back is FFFF F000h,
indicating that at least 4 Kbytes of memory address space are required. The CardBus registers start at offset 000h,
and the memory-mapped ExCA registers begin at offset 800h.
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Register: CardBus socket/ExCA base-address
Offset: 10h
Type: Read-only, Read/Write
Default: 0000 0000h
4.13 Capability Pointer Register
The capability pointer register provides a pointer into the PCI configuration header where the PCI
power-management register block resides. PCI header doublewords at A0h and A4h provide the power-management
(PM) registers. This register returns A0h when read.
Bit 7 6 5 4 3 2 1 0
Default 1 0 1 0 0 0 0 0
Register: Capability pointer
Offset: 14h
Type: Read-only
Default: A0h