Datasheet

www.ti.com
A AS 0 1 0 0 A1A2 A0 0
Start
Condition
ACK
From Slave
ACK
From Slave
Data to Port 0 Data to Port 1Slave Address (PCF8575C)
R/W
P07 P06 1 P00 P17 P10 A
Integral Multiples of Two Bytes
P05
t
pv
I
OHT
t
ir
SCL
SDA
Write to
Port
Data Output
Voltage
P05 Output
Voltage
P05 Pullup
Output
Current
INT
ACK
From Slave
Data A0
and B0
Valid
1
2 3 4
5
6 7 8 1 2 3 4 5
6
7 8 1 2 3 4 5 6 7 8
I
OH
A AS 0 1 0 0
A1
A2
A0
1
ACK
From Slave
ACK
From Master
R/W
P07 P06 P00 P17
ACK
From Master
t
su
t
ir
SCL
SDA
Read From
Port
Data Into
Port
INT
P05 P04 P03 P02 P01
A
P10
t
ir
t
iv
P17 to P10
P07 to P00
P07 to P00
P17 to P10
A low-to-high transition of SDA while SCL is high is defined as the stop condition (P). The transfer of data can be stopped at any moment by
a stop condition. When this occurs, data present at the latest ACK phase is valid (output mode). Input data is lost.
P16 P15 P14 P13 P12 P11
t
h
P07 P06
1
2 3 4
5
6 7 8 1 2 3 4 5
6
7 8 1 2 3 4 5 6 7 8
PCF8575C
REMOTE 16-BIT I
2
C AND SMBus LOW-POWER I/O EXPANDER
WITH INTERRUPT OUTPUT
SCPS123E – MARCH 2005 – REVISED OCTOBER 2007
Figure 4 and Figure 5 show the address and timing diagrams for the write and read modes, respectively.
Figure 4. Write Mode (Output)
Figure 5. Read Mode (Input)
Copyright © 2005 – 2007, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Link(s): PCF8575C