Datasheet

SDA
SCL
Start
ACK or Read Cycle
t
w
t
REC
RESET
0.3 y V
CC
V
CC
/2
t
RESET
Pn
R
L
= 1 kΩ
V
CC
C
L
= 50 pF
(see Note A)
SDA LOAD CONFIGURATION
DUT
SDA
P-PORT LOAD CONFIGURATION
V
CC
/2
t
RESET
DUT
C
L
= 50 pF
(see Note A)
Pn
2 × V
CC
500 W
500 W
PCA9534A
www.ti.com SCPS141H –SEPTEMBER 2006–REVISED AUGUST 2013
PARAMETER MEASUREMENT INFORMATION (continued)
A. C
L
includes probe and jig capacitance.
B. All inputs are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z
O
= 50 Ω, t
r
/t
f
≤ 30 ns.
C. I/Os are configured as inputs.
D. All parameters and waveforms are not applicable to all devices.
Figure 14. Reset Load Circuits and Voltage Waveforms
Copyright © 2006–2013, Texas Instruments Incorporated Submit Documentation Feedback 21
Product Folder Links: PCA9534A