Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLinear ICsLinear IC - Op-amp Multi-purpose PDIP 8

OPA606

International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706

Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

Wide-Bandwidth

Difet

OPERATIONAL AMPLIFIER

FEATURES

● WIDE BANDWIDTH: 13MHz typ

● HIGH SLEW RATE: 35V/

µs typ

● LOW BIAS CURRENT: 10pA max at

= +25°C

● LOW OFFSET VOLTAGE: 500

µV max

● LOW DISTORTION: 0.0035% typ at 10kHz

APPLICATIONS

● OPTOELECTRONICS

● DATA ACQUISITION

● TEST EQUIPMENT

● AUDIO AMPLIFIERS

DESCRIPTION

The OPA606 is a wide-bandwidth monolithic

dielectrically-isolated FET (Difet

) operational ampli-

fier featuring a wider bandwidth and lower bias cur-

rent than BIFET

LF156A amplifiers. Bias current is

specified under warmed-up and operating conditions,

as opposed to a junction temperature of +25°C.

Laser-trimmed thin-film resistors offer improved off-

set voltage and noise performance.

The OPA606 is internally compensated for unity-gain

stability.

Difet

; Burr-Brown Corp.

BIFET

; National Semiconductor Corp.

+In

–V

–In

Trim

Simplified Circuit

OUT

1985 Burr-Brown Corporation PDS-598D Printed in U.S.A. July, 1995

SBOS143

Summary of content (10 pages)

PAGE 1
® OPA606 Wide-Bandwidth Difet ® OPERATIONAL AMPLIFIER FEATURES APPLICATIONS ● WIDE BANDWIDTH: 13MHz typ ● OPTOELECTRONICS ● HIGH SLEW RATE: 35V/µs typ ● LOW BIAS CURRENT: 10pA max at TA = +25°C ● LOW OFFSET VOLTAGE: 500µV max ● LOW DISTORTION: 0.
PAGE 2
SPECIFICATIONS ELECTRICAL At VCC = ±15VDC and TA = +25°C unless otherwise noted. OPA606KM PARAMETER FREQUENCY RESPONSE Gain Bandwidth Full Power Response Slew Rate Settling Time(1): 0.1% 0.01% Total Harmonic Distortion INPUT OFFSET VOLTAGE(2) Input Offset Voltage Average Drift Supply Rejection CONDITIONS MIN TYP Small Signal 20Vp-p, RL = 2kΩ VO = ±10V, RL = 2kΩ Gain = –1, RL = 2kΩ 10V Step G = +1, 20Vp-p RL = 2kΩ f = 10kHz 10 12.
PAGE 3
ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS) At VCC = ±15VDC and TA = TMIN to TMAX unless otherwise noted. OPA606KM PARAMETER CONDITIONS MIN TEMPERATURE RANGE Specification Range Ambient Temp. 0 INPUT OFFSET VOLTAGE(1) Input Offset Voltage Average Drift Supply Rejection VCM = 0VDC VCC = ±10V to ±18V 80 TYP OPA606LM MAX MIN +70 0 ±400 ±5 98 ±13 ±2mV TYP OPA606KP MAX MIN +70 0 TYP ±750 ±5 ±100 ±335 ±3 100 ±10 ±56 ±750 ±10 95 ±18 85 78 MAX UNITS +70 °C ±3.
PAGE 4
DICE INFORMATION PAD FUNCTION 1 2 3 4 5 6 7 8 NC Offset Trim –In +In –VS Offset Trim Output +VS NC No Connection Substrate Bias: No Connection. MECHANICAL INFORMATION Die Size Die Thickness Min. Pad Size Backing Transistor Count OPA606 DIE TOPOGRAPHY MILS (0.001") MILLIMETERS 65 x 54 ±5 20 ±3 4x4 1.65 x 1.37 ±0.13 0.51 ±0.08 0.10 x 0.10 None 43 The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions.
PAGE 5
TYPICAL PERFORMANCE CURVES TA = +25°C, VCC = ±15VDC unless otherwise noted.
PAGE 6
TYPICAL PERFORMANCE CURVES (CONT) TA = +25°C, VCC = ±15V unless otherwise noted.
PAGE 7
TYPICAL PERFORMANCE CURVES (CONT) TA = +25°C, VCC = ±15V unless otherwise noted. TOTAL HARMONIC DISTORTION vs FREQUENCY SETTLING TIME vs CLOSED-LOOP GAIN 10 Total Harmonic Distortion (%) 0.01 Settling Time (µs) 8 6 4 2 0 G = +1 VO = 7Vrms 0.008 0.006 0.004 0.
PAGE 8
INPUT PROTECTION Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift. Static protection is recommended when handling any precision IC operational amplifier. If the input voltage exceeds the amplifier’s negative supply voltage, input current limiting must be used to prevent damage.
PAGE 9
1MΩ 10kΩ C1 20pF +15V Current Input i 2 3 OPA606 6 4 1MΩ i 2 Output Voltage EO 7 3 Input Load R1 6 OPA606 100Ω EO = |i| R = 1V/µA Optimize response for particular load condition with C1 and R1. –15V 0 FIGURE 8. Isolating Load Capacitance from Buffer. 0 Differential Gain = 1 + (2 x 10kΩ)/RG 3 FIGURE 6. Absolute Value Current-to-Voltage Circuit. OPA606 2 6 10kΩ ≈ 0.
PAGE 10
IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete.